

Click [here](#) for production status of specific part numbers.

## MAX77714

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

### General Description

The MAX77714 is a complete power-management IC (PMIC) for portable devices using System-on-Chip (SoC) applications processors.

Two 2A (SD2/3), one 3A (SD1), and one 4A (SD0) step-down regulator switch at 2MHz, allowing the use of small magnetic components. The output voltages for SD0 and SD1 are programmable from 0.26V to 1.52V in 10mV steps. The output voltage for SD2 is programmable from 0.6V to 2.194V in 6.5mV steps. The output voltage for SD3 is programmable from 0.6V to 3.78V in 12.5mV steps.

Nine low-dropout (LDO) linear regulators supply power to various system blocks. Each LDO features a programmable active-discharge circuit in shutdown. All LDOs feature two soft-start rates to limit inrush current during startup.

Eight programmable GPIOs can be programmed as general purpose inputs (GPI), general purpose outputs (GPO), or alternate modes for additional functionalities.

The real-time clock (RTC) with an external crystal oscillator provides time keeping and alarm wake-up functions. An internal silicon oscillator is available for systems that do not want to use the crystal oscillator. In addition, a watchdog timer is integrated for system monitoring purposes.

An integrated ON/OFF controller, in combination with flexible power sequencer (FPS), provides maximum flexibility in setting power-up/down sequences with minimal intervention from the applications processor.

The 70-bump, 4.1mm x 3.25mm x 0.7mm, 0.4mm pitch wafer-level package (WLP) is ideal for space constrained applications.

Factory-programmable options allow the MAX77714 to be tailored for many applications. Contact the factory for more information about programmable options; minimum order quantities may apply.

### Applications


- Drones
- Smartphones/Tablet PCs
- Handheld Gaming Devices
- AR/VR Headsets
- Streaming Devices/Set-Top Boxes
- Home Automation Hubs
- Digital Cameras
- Automotive Aftermarket Accessories

### Benefits and Features

- Highly Integrated
  - 4x Buck Regulators
    - SD0/1 Peak Efficiency > 90% at 3.6VIN, 1.1VOUT
    - SD2/3 Peak Efficiency > 93% at 3.6VIN, 1.8VOUT
    - Supports DDR4x Memory requirements
  - 9x Low-Dropout Linear Regulator
  - Eight GPIOs
  - Real-Time Clock
  - Backup Battery Charger
  - Bidirectional Reset I/O
  - Interrupt Output
  - System Watchdog Timer
- Flexible and Configurable
  - I<sup>2</sup>C-Compatible Interface
  - Factory OTP Options Available
  - Flexible Power Sequencer
  - Configurable Power-Up/Power-Down/Sleep Mode Entry/Exit Timing
  - Highly Configurable GPIO ALT Modes
    - Three Resources Can Be Configured as 32kHz Oscillator Output
    - Four Resources Can Be Configured on FPS
    - One Resource Can Be Configured as ACOK Input
- Low Power
  - Low I<sub>Q</sub> of 85µA in Sleep Mode
  - SD0/1 Low-Power Quiescent Current is 10µA
  - SD2/3 Low-Power Quiescent Current is 5µA
  - LDO Low-Power Quiescent Current is 1.5µA
- Small Size
  - 70-Bump, 0.4mm Pitch, 10x7 Ball Array WLP, 4.1mm x 3.25mm x 0.7mm Package Size
  - 230mm<sup>2</sup> Total Solution Size

*Ordering Information* appears at end of data sheet.

## Simplified Block Diagram



**TABLE OF CONTENTS**

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	9
Package Information	9
WLP	9
Electrical Characteristics—Global Resources	11
Electrical Characteristics—ON/OFF Controller	15
Electrical Characteristics—Flexible Power Supply (FPS)	16
Electrical Characteristics—Step-Down Regulators (SD0–4A Output)	16
Electrical Characteristics—Step-Down Regulators (SD1–3A Output)	18
Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output)	20
Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)	22
Electrical Characteristics—300mA PMOS LDO (LDO3)	24
Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1)	26
Electrical Characteristics—300mA NMOS LDO (LDO8)	28
Electrical Characteristics—450mA NMOS LDO (LDO7)	30
Electrical Characteristics—GPIO	32
Electrical Characteristics—32kHz Oscillator	33
Electrical Characteristics—Backup Battery Charger	34
Typical Operating Characteristics	35
Bump Configuration	40
MAX77714	40
Bump Description	40
Detailed Description	44
OTP Options	44
Detailed Description—Global Resources	45
Voltage References, Bias Currents, and Timing References	45
Voltage Monitors	45
Thermal Monitors	45
Bidirectional Reset Input/Output	45
Global Shutdown	47
Global Shutdown Events with Sequenced Shutdown and Automatic Wakeup	47
Global Shutdown Events with Sequenced Shutdown to the OFF State	47
Global Shutdown Events with Immediate Shutdown	48
System Watchdog Timer	48
EN0 Functionality	49

**TABLE OF CONTENTS (CONTINUED)**

Interrupt Logic .....	49
Detailed Description—ON/OFF Controller .....	50
ON/OFF Controller .....	50
Power-Up/Down Sequence .....	53
Immediate Shutdown .....	55
RESET .....	56
EN0 .....	56
EN1 .....	56
ACOK .....	56
SHDN .....	57
SMPL, ALARM1, and ALARM2 .....	57
MBATT_OK and MBATTLOW .....	57
Resource Power Mode .....	57
Detailed Description—Flexible Power Supply (FPS) .....	58
Power-Off Event Recorder .....	58
Flexible Power Sequencer (FPS) .....	58
Features .....	59
FPS0 .....	59
FPS1 .....	60
FPS Sequence Power-Up/Down .....	60
FPS Sequence Sleep Entry/Exit .....	61
Detailed Description—Step-Down Regulators (SD0–4A Output) .....	61
Active Discharge .....	61
Output Monitoring .....	62
Enable and Power Mode Control .....	62
PCB Layout Guidelines .....	63
Detailed Description—Step-Down Regulators (SD1–3A Output) .....	63
Active Discharge .....	63
Output Monitoring .....	63
Enable and Power Mode Control .....	64
Detailed Description—Step-Down Regulators (SD2/3–2A Output) .....	64
Output Monitoring .....	64
Enable and Power Mode Control .....	65
Active Discharge Resistor .....	65
Soft-Start .....	66
Register and Reset Conditions .....	66
Detailed Description—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6) .....	66
Features and Benefits .....	66

**TABLE OF CONTENTS (CONTINUED)**

Simplified Block Diagram .....	67
Active-Discharge Resistor .....	68
Input Capacitor Selection .....	69
Output Capacitor Selection .....	69
P-Channel Linear Regulator Output Capacitor .....	69
N-Channel Linear Regulator Output Capacitor .....	69
Bias .....	70
LDO Power Modes .....	70
Soft-Start and Dynamic Voltage Scaling (DVS) .....	70
Power-OK (POK) Comparators for Linear Regulators .....	70
Overvoltage Clamp .....	71
Detailed Description—GPIO .....	72
GPIO .....	72
Alternate Mode .....	72
Features and Benefits .....	72
GPIO Programming Matrix .....	73
Detailed Description—32kHz Oscillator .....	74
Features: 32kHz Oscillator .....	74
Operation Modes .....	74
Low-Jitter Mode and Low-Power Mode .....	75
Internal Ballast Capacitors .....	75
Buffered Output .....	76
Silicon Oscillator .....	76
Detailed Description—Backup Battery Charger .....	77
Features .....	77
Detailed Description—Real-Time Clock (RTC) .....	78
Features .....	78
Writing to RTC .....	78
Reading from RTC .....	79
Sudden Momentary Power Loss (SMPL) .....	80
Detailed Description—I <sup>2</sup> C Interface .....	80
I <sup>2</sup> C Slave Address .....	80
Register Map .....	81
RTC .....	81
Register Details .....	82
PMIC-GPIO .....	96
Register Details .....	100
Typical Application Circuit .....	169

**TABLE OF CONTENTS (CONTINUED)**

---

Ordering Information .....	170
Revision History .....	171

**LIST OF FIGURES**

Figure 1. Global Resource Logic . . . . .	46
Figure 2. System Watchdog Timer . . . . .	48
Figure 3. EN0 Functionality Options . . . . .	49
Figure 4. Simplified Interrupt Status and Mask Logic . . . . .	50
Figure 5. State Diagram: ON/OFF Controller Top Level . . . . .	51
Figure 6. Flow Chart—Power-Up Sequence . . . . .	53
Figure 7. Flow Chart—Power-Down Sequence . . . . .	54
Figure 8. Flow Diagram: Immediate Shutdown . . . . .	55
Figure 9. Reset Flow Diagram . . . . .	56
Figure 10. Flexible Power Sequencer . . . . .	59
Figure 11. FPS Sequence Power-Up/Down . . . . .	60
Figure 12. FPS Sleep Entry/Exit . . . . .	61
Figure 13. Linear Regulator Functional Diagram . . . . .	68
Figure 14. Block Diagram—32kHz Normal-Mode Operation . . . . .	75
Figure 15. Flow Chart—Silicon Oscillator . . . . .	77

**LIST OF TABLES**

---

Table 1. OTP Options .....	44
Table 2. ON/OFF Controller Transition Conditions .....	51
Table 3. LDO and Step-Down Resource Power Mode .....	57
Table 4. 32k Resource Power Mode .....	58
Table 5. Basic LDO Topologies.....	67
Table 6. GPIO Alternate Modes .....	72
Table 7. GPIO Programming Matrix .....	73
Table 8. 32kHz Crystal Oscillator Load Capacitance .....	76
Table 9. MAX77714 Slave Addresses.....	80

**Absolute Maximum Ratings**

## Top

EN0 to GND	-0.3V to $V_{MBATT} + 0.3V$
EN1 to GND	-0.3V to $V_{MBATT} + 0.3V$
SHDN to GND	-0.3V to $V_{MBATT} + 0.3V$
nRST_IO to GND	-0.3V to $V_{MBATT} + 0.3V$
nIRQ to GND	-0.3V to $V_{INI2C} + 0.3V$
XOUT to XGND (Note1)	-0.3V to VRTC + 0.3V
XIN to XGND (Note 1)	-0.3V to VRTC + 0.3V
BBATT to GND	-0.3V to +6.0V
MBATT to GND	-0.3V to +6.0V
nRST_IO Sink Current	20mA
nIRQ Sink Current	20mA
DGND to GND	-0.3V to +0.3V
XGND to GND	-0.3V to +0.3V

## LDO


IN_LDO0_1 to GND	-0.3V to +6.0V
OUT_LDO0 to GND	-0.3V to $V_{IN\_LDO0\_1} + 0.3V$
IN_LDO2 to GND	-0.3V to +6.0V
OUT_LDO1 to GND	-0.3V to $V_{IN\_LDO0\_1} + 0.3V$
IN_LDO3_5 to GND	-0.3V to +6.0V
OUT_LDO2 to GND	-0.3V to $V_{IN\_LDO2} + 0.3V$
IN_LDO4_6 to GND	-0.3V to +6.0V
OUT_LDO3 to GND	-0.3V to $V_{IN\_LDO3\_5} + 0.3V$
IN_LDO7_8 to GND	-0.3V to +6.0V
OUT_LDO4 to GND	-0.3V to $V_{IN\_LDO4\_6} + 0.3V$
OUT_LDO5 to GND	-0.3V to $V_{IN\_LDO3\_5} + 0.3V$
OUT_LDO6 to GND	-0.3V to $V_{IN\_LDO4\_6} + 0.3V$
OUT_LDO7 to GND	-0.3V to $V_{IN\_LDO4\_6} + 0.3V$
OUT_LDO8 to GND	-0.3V to $V_{IN\_LDO7\_8} + 0.3V$

**Note 1:** The specified voltage limitation is for steady state conditions. Dead times of a few nano seconds exist as the dynamic step-down regulator transitions from inductor charging to inductor discharging and vice versa. These dead times allow internal clamping diodes to PGNDx and INBx to forward bias ( $V_f \sim 1V$ ). When the  $L_{xx}$  waveform is observed on a high-bandwidth oscilloscope ( $\geq 100MHz$ ), the  $L_{xx}$  transition edges are commonly seen with 1.5V spikes. These spikes are due to (1) the internal clamping diode forward voltage and (2) the high rate of current change through the current loop's inductance ( $V = L \times di/dt$ ). Designs must follow the recommended printed circuit board (PCB) layout in order to minimize this current loop's inductance.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Package Information****WLP**

Package Code	W703A4+1
Outline Number	<a href="#">21-100187</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient ( $\theta_{JA}$ )	37.43°C/W
Junction to Case ( $\theta_{JC}$ )	NA



For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or ":" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

**Electrical Characteristics—Global Resources**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>MAIN BATTERY POWER INPUT (MBATT)</b>						
MBATT Operating Voltage Range	$V_{\text{MBATT}}$		2.6		5.5	V
MBATT Undervoltage-Lockout Threshold	$V_{\text{MBATTUVLO}}$	$V_{\text{MBATT}}$ falling, 200mV hysteresis		2.5		V
MBATT Overvoltage Lockout Threshold	$V_{\text{MBATTOVLO}}$	$V_{\text{MBATT}}$ rising, 200mV hysteresis	5.70	5.85	6.00	V
Quiescent Supply Current	$I_{Q_{\text{MBATT}}}$	All regulators off, 32kHz oscillator in low-power mode (PWR_MD_32k = 0b1), $V_{\text{MBATT}} = 3.6\text{V}$ , $I_{\text{BBATT}} = 0\mu\text{A}$	0.8	12	25	$\mu\text{A}$
		All regulators off, 32kHz oscillator in low-power mode (PWR_MD_32k = 0b1), internal reference and bias circuitry active ( $L_B_{\text{EN}} = 1$ ), $V_{\text{MBATT}} = 3.6\text{V}$ , $I_{\text{BBATT}} = 0\mu\text{A}$		42		
No-Load LDO Supply Current		Current into MBATT and all LDO power inputs, $V_{\text{MBATT}} = 3.6\text{V}$ . All LDO power inputs are 3.6V, $I_{\text{BBATT}} = 0\mu\text{A}$ , LDOs set to minimum output voltage, all step-down regulators disabled, 32kHz clock buffer disabled, 32kHz oscillator in low-power mode (PWR_MD_32k = 0b1), $V_{\text{IN\_GPIOB}} = 0\text{V}$ . This does not include any current into nRST_IO or nIRQ	Normal-power mode, all LDOs enabled	265		$\mu\text{A}$
				58		

**Electrical Characteristics—Global Resources (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
No-Load Step-Down Supply Current		Current into MBATT and all step-down power inputs, $V_{\text{MBATT}} = 3.6\text{V}$ , all regulator inputs are $3.6\text{V}$ , $I_{\text{BBATT}} = 0\mu\text{A}$ , all step-downs enabled with their minimum output voltages, all LDOs disabled, 32kHz clock buffer disabled, 32kHz oscillator in low-power mode ( $\text{PWR\_MD\_32k} = 0\text{b}01$ ), $V_{\text{IN\_GPIOB}} = 0\text{V}$ . This does not include any current into nRST_IO or nIRQ	Normal-power mode, all step-down regulators enabled	145		$\mu\text{A}$
			Low-power mode, all step-down regulators enabled	82.5		

**Electrical Characteristics—Global Resources (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
No-Load LDO and Step-Down Supply Current		Current into MBATT all step-down power inputs, and all LDO power inputs, $V_{\text{MBATT}} = 3.6\text{V}$ , all regulator inputs are $3.6\text{V}$ , $I_{\text{BBATT}} = 0\mu\text{A}$ , all regulators set to minimum output voltage. 32kHz clock buffer disabled, 32kHz oscillator in low-power mode ( $\text{PWR\_MD\_32k} = 0\text{b}01$ ), $V_{\text{IN\_GPIOB}} = 0\text{V}$ . This does not include any current into nRST_IO or nIRQ		375	520	µA
		Current into MBATT all step-down power inputs, and all LDO power inputs, $V_{\text{MBATT}} = 3.6\text{V}$ , all regulator inputs are $3.6\text{V}$ , $I_{\text{BBATT}} = 0\mu\text{A}$ , all regulators set to minimum output voltage. 32kHz clock buffer disabled, 32kHz oscillator in low-power mode ( $\text{PWR\_MD\_32k} = 0\text{b}01$ ), $V_{\text{IN\_GPIOB}} = 0\text{V}$ . This does not include any current into nRST_IO or nIRQ	Normal-power mode, all regulators enabled	110	165	
			Low-power mode, all regulators except LDO0/1/7/8 (NMOS)			

**Electrical Characteristics—Global Resources (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>MBATT RESET COMPARATOR</b>						
Reset Falling Threshold Range	$V_{\text{MBATT\_RESET}}$	$\text{MBATT\_RESET}[2:0] = 0b000$	2.7			V
		$\text{MBATT\_RESET}[2:0] = 0b001$	2.8			
		$\text{MBATT\_RESET}[2:0] = 0b010$	2.9			
		$\text{MBATT\_RESET}[2:0] = 0b011$	2.95	3.0	3.05	
		$\text{MBATT\_RESET}[2:0] = 0b100$	3.1			
		$\text{MBATT\_RESET}[2:0] = 0b101$	3.2			
		$\text{MBATT\_RESET}[2:0] = 0b110$	3.3			
		$\text{MBATT\_RESET}[2:0] = 0b111$	3.4			
Reset Threshold Hysteresis	$V_{\text{MBATT\_RESET\_HYS}}$	$\text{MBATT\_HYS}[1:0] = b00$	0.1			V
		$\text{MBATT\_HYS}[1:0] = 0b01$	0.2			
		$\text{MBATT\_HYS}[1:0] = 0b10$	0.3			
		$\text{MBATT\_HYS}[1:0] = 0b11$	0.4			
<b>BIDIRECTIONAL RESET INPUT/OUTPUT (nRST_IO)</b>						
Reset Output Deassert Delay Time	$t_{\text{RST\_O}}$	$\text{OTP\_TRSTO}[1:0] = 0b00$	0.8	1.0	1.2	ms
		$\text{OTP\_TRSTO}[1:0] = 0b01$		8		
		$\text{OTP\_TRSTO}[1:0] = 0b10$		32		
		$\text{OTP\_TRSTO}[1:0] = 0b11$		64		
Reset Input Debounce Timer	$t_{\text{DBNC\_nRST\_IO}}$		24	30	36	ms
Input High Voltage	$V_{\text{IH}}$	$\text{RSO} = 0$	1.4			V
Input Low Voltage	$V_{\text{IL}}$	$\text{RSO} = 0$		0.4		V
Input Hysteresis	$V_{\text{HYS}}$	$\text{RSO} = 0$		50		mV
Input Leakage Current		$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nRST\_IO}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +25^\circ\text{C}$	0.001	1		$\mu\text{A}$
		$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nRST\_IO}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +85^\circ\text{C}$	0.01			
Output Voltage Low	$V_{\text{OL}}$	$I_{\text{SINK}} = 4\text{mA}$ , $\text{RSO} = 1$		0.4		V
Output High Leakage Current		$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nRST\_IO}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +25^\circ\text{C}$	0.001	1		$\mu\text{A}$
		$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nRST\_IO}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +85^\circ\text{C}$	0.01			
<b>DEDICATED ACTIVE-LOW OPEN-DRAIN OUTPUTS (nIRQ)</b>						
Output Voltage Low	$V_{\text{OL}}$	$I_{\text{SINK}} = 4\text{mA}$ , $\text{RSO} = 1$		0.4		V
Output High Leakage Current	$I_{\text{OZH}}$	$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nIRQ}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +25^\circ\text{C}$	0.001	1		$\mu\text{A}$
		$V_{\text{MBATT}} = 5.5\text{V}$ , $V_{\text{nIRQ}} = 0\text{V}$ and $5.5\text{V}$ , $\text{RSO} = 0$ , $T_A = +85^\circ\text{C}$	0.01			

**Electrical Characteristics—Global Resources (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>THERMAL ALARM AND SHUTDOWN</b>						
Thermal Alarm 1	$T_{J110}$	$T_J$ rising, $+5^\circ\text{C}$ hysteresis	110			$^\circ\text{C}$
Thermal Alarm 2	$T_{J130}$	$T_J$ rising, $+5^\circ\text{C}$ hysteresis	130			$^\circ\text{C}$
Thermal Shutdown Temperature	$T_{JSHDN}$	$T_J$ rising, $+10^\circ\text{C}$ hysteresis	145			$^\circ\text{C}$
<b>BACKUP-BATTERY POWER INPUT</b>						
BBATT Current	$I_{BBATT}$	$V_{MBATT} = 0\text{V}$ , PWR_MD_32k = 0b0	$V_{BBATT} = 3.00\text{V}$	4.2	8	$\mu\text{A}$

**Electrical Characteristics—ON/OFF Controller**

( $V_{SYS} = 3.6\text{V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , limits are 100% tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>ON/OFF CONTROLLER</b>						
Input Voltage High	$V_{IH}$		1.4			V
Input Voltage Low	$V_{IL}$			0.4		V
Input Hysteresis	$V_{HYS}$			0.05		V
Manual Reset Time	$t_{HRDRST}$	$MRT[2:0] = 0b000$	2			s
		$MRT[2:0] = 0b001$	3			
		$MRT[2:0] = 0b010$	4			
		$MRT[2:0] = 0b011$	5			
		$MRT[2:0] = 0b100$	6			
		$MRT[2:0] = 0b101$	8			
		$MRT[2:0] = 0b110$	10			
		$MRT[2:0] = 0b111$	12			
Manual Reset Warning Time (MRWRN)	$t_{MRWRN}$	$MRT[2:0] = 0b000$	2			s
		$MRT[2:0] = 0b001$	2			
		$MRT[2:0] = 0b010$	3			
		$MRT[2:0] = 0b011$	4			
		$MRT[2:0] = 0b100$	5			
		$MRT[2:0] = 0b101$	6			
		$MRT[2:0] = 0b110$	8			
		$MRT[2:0] = 0b111$	10			

**Electrical Characteristics—Flexible Power Supply (FPS)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>FLEXIBLE POWER SEQUENCE</b>						
Flexible Power Sequencer Enable Delay	$t_{FSDON}$	MAX77714 reference is already powered up prior to the enable command		91.5		$\mu s$
Flexible Power Sequencer Disable Delay	$t_{FPSDOFF}$			152		$\mu s$
Flexible Power Sequencer Event Period	$t_{FST}$	$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b000$		31		$\mu s$
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b001$		63		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b010$		127		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b011$		256		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b100$		508		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b101$		984		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b110$		1936		
		$MSTR\_PU[2:0], MSTR\_PD[2:0] = 0b111$		3904		
Flexible Power Sequencer Event Period Timer Accuracy		Accuracy of the flexible power sequencer clock	-15		+15	%

**Electrical Characteristics—Step-Down Regulators (SD0–4A Output)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SUPPLY VOLTAGE AND CURRENT</b>						
Input Voltage Range	$V_{INSD0}$		2.6		5.5	V
<b>OUTPUT VOLTAGE</b>						
Output Voltage Range	$V_{OUT\_SD0}$	$I^2C$ programmable in 10mV steps ( $SD0VOUT[6:0] = 0x01$ to $0x7F$ )	0.26		1.52	V
Output Voltage Accuracy	$V_{OUT\_ACC\_NM\_SD0}$	FPWM mode, normal-power mode, no load, $T_A = +25^{\circ}C$ , $V_{OUT\_SD0} = 1.0V$	-2		+2	%
	$V_{OUT\_ACC\_LP\_M\_SD0}$	Low-power mode, no load, $T_A = +25^{\circ}C$ , $V_{OUT\_SD0} = 1.000V$	-4		+4	
<b>PERFORMANCE</b>						
Switching Frequency	$f_{SW}$	$V_{SYS} = 3.6V$	1.8	2	2.2	MHz
Line Regulation		$V_{INSD0} = 2.6V$ to $5.5V$ , $V_{OUT\_SD0} = 1.0V$		0.2		%/V
Soft-Start Slew Rate		$SD0\_SSRAMP = 0$		2.5		mV/ $\mu$ s
		$SD0\_SSRAMP = 1$		10		

## Electrical Characteristics—Step-Down Regulators (SD0–4A Output) (continued)

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Ramp-Up/Down Slew Rate (DVS)				10		mV/μs
PMOS ON Resistance	$R_{ON\_PCH}$	$V_{SYS} = V_{IN\_SD0} = 5V$ , $I_{OUT} = 150mA$	38	60		$m\Omega$
		$V_{SYS} = V_{IN\_SD0} = 3.6V$ , $I_{OUT} = 150mA$	48	60		
NMOS ON Resistance	$R_{ON\_NCH}$	$V_{SYS} = V_{IN\_SD0} = 5V$ , $I_{OUT} = 150mA$	18	40		$m\Omega$
		$V_{SYS} = V_{IN\_SD0} = 3.6V$ , $I_{OUT} = 150mA$	24	40		
NMOS Zero-Crossing Threshold	$I_{ZX\_SKIP}$	SKIP mode		20		$mA$
	$I_{ZX\_PWM}$	Low-power mode		20		
LX Leakage	$I_{L\_LX\_25C}$	$V_{LXSD0} = 5.5V$ or $0V$ , $T_A = +25^\circ C$	0.1	1		$\mu A$
	$I_{L\_LX\_85C}$	$V_{LXSD0} = 5.5V$ or $0V$ , $T_A = +85^\circ C$ (Note 2)		1		
Output Active Discharge Resistance	$R_{DISCHG\_SD0}$	Resistance from FBB0 to PGND0, output disabled	100			$\Omega$
Turn-On Delay Time	$t_{ON\_DLY\_SD0}$	EN signal to LX switching with bias on	200			$\mu s$
<b>OUTPUT CURRENT</b>						
Maximum Output Current	$I_{OUT\_MAX\_NM\_SD0}$	RMS, normal mode	4000			$mA$
PMOS Peak Current Limit	$I_{LIMP}$	$T_A = +25^\circ C$	4825	5250	5675	$mA$
		$T_A = -40^\circ C$ to $+85^\circ C$	4825	5250	5675	
NMOS Valley Current Limit	$I_{LIMV}$		3000			$mA$
NMOS (Negative) Current Limit	$I_{LIMN}$		2000			$mA$
<b>BROWNOUT COMPARATOR</b>						
Output-Brownout Threshold	$V_{BO\_SD0}$	Normal-power mode, falling threshold, $SD0\_BO\_THR[1:0] = 0b00$	77			$\%$
		Normal-power mode, falling threshold, $SD0\_BO\_THR[1:0] = 0b01$	81			
		Normal-power mode, falling threshold, $SD0\_BO\_THR[1:0] = 0b10$	85.7			
		Normal-power mode, falling threshold, $SD0\_BO\_THR[1:0] = 0b11$	91			
Output-Brownout Accuracy		Normal-power mode. $V_{OUT\_SD0} = 1.0V$ ( $SD0\_VOUT[6:0]$ )	-4.5		+4.5	$\%$
Output-Brownout Threshold (Low-Power Mode)	$V_{BO\_SD0}$	Falling threshold, low-power mode	86.0			$\%$
Output-Brownout Accuracy		Low-power mode. $V_{OUT\_SD0} = 1.0V$ ( $SD0\_VOUT[6:0]$ )	-4		+4	$\%$

**Electrical Characteristics—Step-Down Regulators (SD0–4A Output) (continued)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output-Brownout Hysteresis Range	$V_{BO\_HYS\_SD0}$	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	%
Brownout-Voltage Hysteresis Programming Step Size		Programmable with SD0_BO_HYS[1:0]		5		%
Output-Brownout Hysteresis (Low-Power Mode)	$V_{BO\_HYS\_SD0\_LPM}$			5		%
<b>OV COMPARATOR</b>						
Output OV Trip Level	$V_{OUT\_SD0\_OV}$	Rising edge, SD0_OV_THR = 1	117.1			%
Output OV Hysteresis		SD0_OV_THR = 1	8.6			%
Output OV Trip Level	$V_{OUT\_SD0\_OV}$	Rising edge, SD0_OV_THR = 0	108.5			%
Output OV Hysteresis		SD0_OV_THR = 0	3.9			%
Output OV Trip Level (Low-Power Mode)	$V_{OUT\_SD0\_OV}$	Rising edge, low-power mode	108.3			%
Output OV Hysteresis (Low-Power Mode)		Low-power mode	3.9			%

**Note 2:** Design guidance only and is not production tested.

**Electrical Characteristics—Step-Down Regulators (SD1–3A Output)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SUPPLY VOLTAGE AND CURRENT</b>						
Input Voltage Range	$V_{IN\_SD1}$		2.6		5.5	V
<b>OUTPUT VOLTAGE</b>						
Output Voltage Range	$V_{OUT\_SD1}$	I <sup>2</sup> C programmable in 10mV steps (SD1VOUT[6:0] = 0x01 to 0x7F)	0.26		1.52	V
Output Voltage Accuracy	$V_{OUT\_ACC\_NM\_SD1}$	FPWM mode, normal mode, no load, $T_A = +25^\circ C$ , $V_{OUT\_SD1} = 1.0V$	-2		+2	%
	$V_{OUT\_ACC\_LPM\_SD1}$	Low-power mode, no load, $T_A = +25^\circ C$ , $V_{OUT\_SD1} = 1.000V$	-4		+4	
<b>PERFORMANCE</b>						
Switching Frequency	$f_{SW}$	$V_{MBATT} = 3.6V$	1.8	2	2.2	MHz
Line Regulation		$V_{INSD1} = 2.6V$ to $5.5V$ , $V_{OUT\_SD1} = 1.0V$	0.2			%/V
PMOS ON Resistance	$R_{ON\_PCH}$	$V_{MBATT} = V_{INSD1} = 5V$ , $I_{OUT} = 150mA$	45		90	mΩ
		$V_{MBATT} = V_{INSD1} = 3.6V$ , $I_{OUT} = 150mA$	58		90	

## Electrical Characteristics—Step-Down Regulators (SD1–3A Output) (continued)

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
NMOS ON Resistance	$R_{ON\_NCH}$	$V_{MBATT} = V_{INSD1} = 5V$ , $I_{OUT} = 150mA$	28	60		$m\Omega$
		$V_{MBATT} = V_{INSD1} = 3.6V$ , $I_{OUT} = 150mA$	35	60		
NMOS Zero-Crossing Threshold	$I_{ZX\_SKIP}$	Skip mode	20			$mA$
	$I_{ZX\_PWM}$	Low-power mode	20			
LX Leakage	$I_{L\_LX\_25C}$	$V_{LXSD1} = 5.5V$ or $0V$ , $T_A = +25^\circ C$	0.1	1		$\mu A$
	$I_{L\_LX\_85C}$	$V_{LXSD1} = 5.5V$ or $0V$ , $T_A = +85^\circ C$ (Note 3)	1			
Output Active Discharge Resistance	$R_{DISCHG\_SD1}$	Resistance from FB_SD1 to PG_SD1, output disabled	100			$\Omega$
Turn-On Delay Time	$t_{ON\_DLY\_SD1}$	EN signal to LX switching with bias on	200			$\mu s$
<b>BROWNOUT COMPARATOR</b>						
Output-Brownout Threshold	$V_{BO\_SD1}$	Normal-power mode, falling threshold, $SD1\_BO\_THR[1:0] = 0b00$	77			$\%$
		Normal-power mode, falling threshold, $SD1\_BO\_THR[1:0] = 0b01$	81			
		Normal-power mode, falling threshold, $SD1\_BO\_THR[1:0] = 0b10$	85.7			
		Normal-power mode, falling threshold, $SD1\_BO\_THR[1:0] = 0b11$	91			
Output-Brownout Accuracy		Normal-power mode, $V_{OUT\_SD1} = 1.0V$ ( $SD1\_VOUT[6:0]$ )	-4.5		+4.5	$\%$
Output-Brownout Threshold (Low-Power Mode)	$V_{BO\_SD1}$	Falling threshold, low-power mode	86.0			$\%$
Output-Brownout Accuracy		Low-power mode, $V_{OUT\_SD1} = 1.0V$ ( $SD1\_VOUT[6:0]$ )	-4		+4	$\%$
Output-Brownout Hysteresis Range	$V_{BO\_HYS\_SD1}$	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	$\%$
Brownout-Voltage Hysteresis Programming Step Size		Programmable with $SD1\_BO\_HYS[1:0]$	5			$\%$
Output-Brownout Hysteresis (Low-Power Mode)	$V_{BO\_HYS\_SDx\_LPM}$		5			$\%$
<b>OUTPUT CURRENT</b>						
Maximum Output Current	$I_{OUT\_MAX\_NM\_SD1}$	RMS, normal mode	3000			$mA$
PMOS Peak Current Limit	$I_{LIMP}$	$T_A = +25^\circ C$	3825	4250	5100	$mA$
		$T_A = -40^\circ C$ to $+85^\circ C$	3825	4250	5200	
NMOS Valley Current Limit	$I_{LIMV}$		3000			$mA$

**Electrical Characteristics—Step-Down Regulators (SD1–3A Output) (continued)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
NMOS (Negative) Current Limit	$I_{LIMN}$			2000		mA
<b>OV COMPARATOR</b>						
Output OV Trip Level	$V_{OUTSD1\_OV}$	Rising edge, $SD1\_OV\_THR = 1$	117.1			%
Output OV Hysteresis		$SD1\_OV\_THR = 1$	8.6			%
Output OV Trip Level	$V_{OUTSD1\_OV}$	Rising edge, $SD1\_OV\_THR = 0$	108.5			%
Output OV Hysteresis		$SD1\_OV\_THR = 0$	3.9			%
Output OV Trip Level (Low-Power Mode)	$V_{OUTSD1\_OV}$	Rising edge, low-power mode	108.3			%
Output OV hysteresis (Low-Power Mode)		Low-power mode	3.9			%

**Note 3:** Design guidance only and is not production tested.

**Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SUPPLY VOLTAGE AND CURRENT</b>						
Input Voltage Range	$V_{IN\_SDx}$		2.6		5.5	V
<b>OUTPUT VOLTAGE</b>						
Output Voltage Range	$V_{OUT\_SD2}$	Programmable in 6.25mV steps with $SD2VOUT[7:0]$	0.600		2.194	V
	$V_{OUT\_SD3}$	Programmable in 12.5mV steps with $SD3VOUT[7:0]$	0.600		3.78	
Output Voltage Accuracy	$V_{OUT\_ACC\_NM\_SD2}$	FPWM mode, normal-power mode, no load, $V_{OUT\_SD2} = 1.1V$	-2		+2	%
	$V_{OUT\_ACC\_LP\_M\_SD2}$	Low-power mode, no load, $V_{OUT\_SD2} = 1.1V$	-4		+4	
	$V_{OUT\_ACC\_NM\_SD3}$	FPWM mode, normal mode, no load, $V_{OUT\_SD3} = 1.1V$	-2		+2	
	$V_{OUT\_ACC\_LP\_M\_SD3}$	Low-power mode, no Load, $V_{OUT\_SD3} = 1.1V$	-4		+4	
<b>OUTPUT CURRENT</b>						
Maximum Output Current	$I_{OUT\_MAX\_NM\_SD2\_3}$	RMS, normal mode, $L = 1\mu H$	2000			mA
PMOS Peak Current Limit	$I_{LIMP}$	$V_{MBATT} = 3.6V$	2300	2875	4200	mA
		$V_{MBATT} = 5V$	2300	2875	4200	
NMOS Valley Current Limit	$I_{LIMV}$	$V_{SYS} = 3.6V$		2125		mA
		$V_{SYS} = 5V$		2125		

## Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output) (continued)

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
NMOS Negative Current Limit	$I_{LIMN}$	$V_{SYS} = 3.6V$		800		mA
		$V_{SYS} = 5V$		800		
<b>PERFORMANCE</b>						
Line Regulation		$V_{MBATT} = V_{IN\_SD2\_3} = 2.6V$ to $5.5V$		0.2		%/V
Switching Frequency	$f_{SW}$	$V_{MBATT} = 3.3V$	1.8	2	2.2	MHz
		$V_{MBATT} = 5V$	1.8	2	2.2	
Soft-Start Slew Rate		Fixed for SD2		6.5		mV/µs
		Fixed for SD3		17		
Output Voltage Ramp-Up Slew Rate		Fixed for SD2, 3 (Notes 4, 7, 8), $C_{OUT} = 22\mu F$		40		mV/µs
Output Voltage Ramp-Down Slew Rate		Fixed for SD2, 3 (Notes 4, 7), $C_{OUT} = 22\mu F$ , $SDxFPWMEN = 1$ ( $x = 1, 2$ ), no load		18		mV/µs
PMOS ON Resistance	$R_{ON\_PCH}$	$V_{SYS} = V_{IN\_SDx} = 3.6V$ , $I_{OUT} = 150mA$	100	150		mΩ
		$V_{SYS} = V_{IN\_SDx} = 5V$ , $I_{OUT} = 150mA$	100	150		
NMOS ON Resistance	$R_{ON\_NCH}$	$V_{SYS} = V_{IN\_SDx} = 3.6V$ , $I_{OUT} = 150mA$	60	100		mΩ
		$V_{SYS} = V_{IN\_SDx} = 5V$ , $I_{OUT} = 150mA$	60	100		
NMOS Zero-Crossing Threshold	$I_{ZX}$	SKIP mode		20		mA
LX Leakage	$I_{L\_LX\_25C}$	$V_{LX2\_3} = 5.5V$ or $0V$ , $T_A = +25^\circ C$	0.1	1		µA
	$I_{L\_LX\_85C}$	$V_{LX2\_3} = 5.5V$ or $0V$ , $T_A = +85^\circ C$ (Note 4)		1		
Output Active Discharge Resistance	$R_{DISCHG\_SDx}$	Resistance from FBBx to PGNDx, output disabled, (Note 6)		100		Ω
Turn-On Delay Time	$t_{ON\_DLY\_SDx}$	EN Signal to LX Switching with Bias ON		30		µs
<b>BROWNOUT COMPARATOR</b>						
Output-Brownout Threshold	$V_{BO\_SDx}$	Normal-power mode, falling threshold, $SDx\_BO\_THR[1:0] = 0b00$		75		%
		Normal-power mode, falling threshold, $SDx\_BO\_THR[1:0] = 0b01$		80		
		Normal-power mode, falling threshold, $SDx\_BO\_THR[1:0] = 0b10$		85		
		Normal-power mode, falling threshold, $SDx\_BO\_THR[1:0] = 0b11$		90		
Output-Brownout Accuracy		Normal-power mode. $V_{OUT\_SDx} = 1.0V$ ( $SDxVOUT[7:0]$ )	-4		+4	%
Output-Brownout Threshold (Low-Power Mode)	$V_{BO\_SDx}$	Falling threshold, low-power mode		86.0		%
Output-Brownout Accuracy		Low-power mode. $V_{OUT\_SDx} = 1.0V$ ( $SDxVOUT[7:0]$ )	-4		+4	%

**Electrical Characteristics—Step-Down Regulators (SD2/3–2A Output) (continued)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output-Brownout Hysteresis Range	$V_{BO\_HYS\_SDX}$	2-Bit control over I <sup>2</sup> C. Max rising threshold limited to 96%	5		20	%
Brownout-Voltage Hysteresis Programming Step Size		Programmable with SDx_BO_HYS[1:0]		5		%
Output-Brownout Hysteresis (Low-Power Mode)	$V_{BO\_HYS\_SDX\_LPM}$			5		%
<b>OV COMPARATOR</b>						
Output OV Trip Level	$V_{OUTSDx\_OV}$	Rising edge, SDx_OV_THR = 1, referenced to output voltage setting		116.6		%
Output OV Hysteresis		SDx_OV_THR = 1		9.1		%
Output OV Trip Level	$V_{OUTSDx\_OV}$	Rising edge, SDx_OV_THR = 0 referenced to output voltage setting		108.3		%
Output OV Hysteresis		SDx_OV_THR = 0		2.8		%
Output OV Trip Level (Low-Power Mode)	$V_{OUTSDx\_OV}$	Rising edge, low-power mode		108.3		%
Output OV Hysteresis (Low-Power Mode)		Low-power mode		2.8		%

**Note 4:** Design guidance only and is not production tested.

**Note 5:** Individual step-down supply current is not production tested. It is covered by a combined test by turning on all step-down regulators.

**Note 6:** There is an n-channel MOSFET in series with the output active discharge resistance. This NMOS requires  $V_{SYS} > 1.2V$  to be enhanced.

**Note 7:** The ramp-down slew rate when the output voltage is decreased via I<sup>2</sup>C is a function of the negative current limit and the output capacitance. With no load, forced PWM mode, and 22 $\mu$ F output capacitor, the ramp-down slew rate is  $dv/dt = i / C = 0.4A / 22\mu F = 18mV/\mu s$ .

**Note 8:** DVS and soft-start ramp rates can be expected to vary by up to 30%.

**Note 9:** The input and output voltage range of SD2/3 ensure that the 90% duty cycle limitation can never practically be reached. Additionally, SD2/3 is capable of 100% duty cycle for output voltages above 1.9V.

**Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>GENERAL CHARACTERISTICS</b>						
Input Voltage Range	$V_{IN\_LDOx}$	Guaranteed by output accuracy	1.7		5.5	V
Undervoltage Lockout	$V_{UVLOxx}$	Rising, 100mV hysteresis	1.6		1.7	V

Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)  
(continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Range	$V_{OUTxx}$	$V_{INxx}$ is the maximum of 3.7 or $V_{OUT} + 0.3V$	50mV/step (6-bit), LDO2, LDO5, LDO6	0.8	3.95	V
			50mV step from 0.4V to 0.5V and 12.5mV step (7-bit), LDO4 from 0.5 to 1.275V	0.4	1.275	
Maximum Output Current	$I_{MAXxx}$	Guaranteed by output accuracy	Normal mode	150	5	mA
			Low-power mode			
CORE PERFORMANCE SPECIFICATIONS						
Output Voltage Accuracy		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage	-3	+3	%
		LDO4 Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage	-4.5	+4.5	
		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ to 5mA, $V_{NOM}$ set to any voltage	-5	+5	
Load Regulation (Note 15)		Normal mode	$I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{IN} = V_{NOM} + 0.3V$ with 1.7V minimum, $V_{NOM}$ set to any voltage		0.05	%
		Low-power mode	$I_{OUT} = 0.1mA$ to 5mA, $V_{IN} = V_{NOM} + 0.3V$ with 1.7V minimum, $V_{NOM}$ set to any voltage		0.05	
Line Regulation (Note 15)		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ , $V_{NOM}$ set to any voltage		0.01	%/V

Electrical Characteristics—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)  
(continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Line Regulation (Note15)		Low-power mode	$V_{IN} = V_{NOM} + 0.3$ to $5.5V$ with $1.7V$ minimum. $I_{OUT} = 0.1mA$ , $V_{NOM}$ set to any voltage		0.01		%/V
Dropout Voltage	$V_{DOxx}$	Normal mode, $I_{OUT} = I_{MAX}$ , LDO4 not tested	$V_{IN} = 3.7V$		50	100	mV
			$V_{IN} = 1.7V$		150	300	
		Low-power mode, $I_{OUT} = 5mA$ , $V_{IN} = 3.7V$			150	300	
Output Current Limit	$I_{LIMxx}$	$V_{OUT} = 0V$ , % of $I_{MAX}$		110	180	250	%
DYNAMIC CHARACTERISTICS							
Soft-Start and Dynamic Voltage Change Ramp Rate	$t_{SSxx}$	After enabling, $SS\_Lx = 1$ (Note 10)			5		mV/ $\mu$ s
		After enabling, $SS\_Lx = 0$ (Note 10)			100		
Active Discharge Resistance		Output disabled, $V_{OUT} = 1V$ , resistance from $OUT\_LDOx$ to GND, active discharge enabled ( $Lxx\_ADE = 1$ )			65		$\Omega$
THERMAL SHUTDOWN							
Thermal Shutdown		Output disabled or enabled	$T_J$ rising		165		$^\circ$ C
			$T_J$ falling		150		
POWER-OK COMPARATOR							
Power-OK Threshold	$V_{POKTHL}$	$V_{OUT}$ when $V_{POK}$ switches	$V_{OUT}$ falling		84	87	%
			$V_{OUT}$ rising		92	96	

**Note 10:** Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 11:** Does not include ESR of the capacitance or trace resistance of the PCB.

## Electrical Characteristics—300mA PMOS LDO (LDO3)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
GENERAL CHARACTERISTICS							
Input Voltage Range	$V_{IN\_LDOx}$	Guaranteed by output accuracy		1.7		5.5	V
Undervoltage Lockout	$V_{UVLOxx}$	Rising, 100mV hysteresis			1.6	1.7	V
Output Voltage Range	$V_{OUTxx}$	$V_{INxx}$ is the maximum of 3.7 or $V_{OUT} + 0.3V$	50mV/step (6-bit), LDO3	0.8		3.95	V

## Electrical Characteristics—300mA PMOS LDO (LDO3) (continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Maximum Output Current	$I_{MAXxx}$	Guaranteed by output accuracy	Normal mode	300		5	mA	
			Low-power mode					
<b>CORE PERFORMANCE SPECIFICATIONS</b>								
Output Voltage Accuracy		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage	-3		+3	%	
		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ to 5mA, $V_{NOM}$ set to any voltage	-5		+5		
Load Regulation (Note 15)		Normal mode	$I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{IN} = V_{NOM} + 0.3V$ with 1.7V minimum, $V_{NOM}$ set to any voltage	0.05		%		
		Low-power mode	$I_{OUT} = 0.1mA$ to 5mA, $V_{IN} = V_{NOM} + 0.3V$ with 1.7V minimum, $V_{NOM}$ set to any voltage	0.05				
Line Regulation (Note 15)		Normal mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ , $V_{NOM}$ set to any voltage	0.01		%/V		
Line Regulation (Note 15)		Low-power mode	$V_{IN} = V_{NOM} + 0.3V$ to 5.5V with 1.7V minimum, $I_{OUT} = 0.1mA$ , $V_{NOM}$ set to any voltage	0.01		%/V		
Dropout Voltage	$V_{DOxx}$	Normal mode, $I_{OUT} = I_{MAX}$	$V_{IN} = 3.7V$	50		100	mV	
		Normal mode, $I_{OUT} = I_{MAX}$	$V_{IN} = 1.7V$	150		450		
Output Current Limit		$I_{LIMxx}$	$V_{OUT} = 0V$ , % of $I_{MAX}$	110	180	250	%	

**Electrical Characteristics—300mA PMOS LDO (LDO3) (continued)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>DYNAMIC CHARACTERISTICS</b>							
Soft-Start and Dynamic-Voltage-Change Ramp Rate	$t_{SSxx}$	After enabling (Note 12)	$SS\_Lx = 1$		5		mV/ $\mu$ s
		After enabling, (Note 12)	$SS\_Lx = 0$		100		
Active Discharge Resistance		Output disabled, $V_{OUT} = 1V$ , resistance from $OUT\_LDOx$ to GND, active discharge enabled ( $ADE\_LX = 1$ )			65		$\Omega$
<b>THERMAL SHUTDOWN</b>							
Thermal Shutdown		Output disabled or enabled	$T_J$ rising		165		$^\circ$ C
			$T_J$ falling		150		
<b>POWER-OK COMPARATOR</b>							
Power-OK Threshold	$V_{POKTHL}$	$V_{OUT}$ when $V_{POK}$ switches	$V_{OUT}$ falling	84	87		%
			$V_{OUT}$ rising	92	96		

**Note 12:** Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 13:** Does not include ESR of the capacitance or trace resistance of the PCB.

**Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>GENERAL CHARACTERISTICS</b>							
Input Voltage Range	$V_{IN\_LDOx}$	Guaranteed by output accuracy		$V_{OUT}$	5.5		V
Output Voltage Range	$V_{OUTxx}$	$V_{INxx}$ is the maximum of 3.7 or $V_{OUT}+0.3V$	25mV/step (6-bit), LDO0, LDO1	0.8	2.375		V
Maximum Output Current	$I_{MAXxx}$	Guaranteed by output accuracy	Normal mode	150			mA
			Low-power mode		5		

## Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1) (continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CORE PERFORMANCE SPECIFICATIONS</b>						
Output Voltage Accuracy		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-3		+3	%
		Low-power mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $5mA$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-5		+5	
Load Regulation (Note 15)		Normal mode $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		%
		Low-power mode $I_{OUT} = 0.1mA$ to $5mA$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		
Line Regulation (Note 15)		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		%/V
Line Regulation (Note 15)		Low-power mode $V_{MBATT} = V_{NOM} + 0.3V$ to $5.5V$ with $2.45V$ minimum, $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		%/V
Dropout Voltage	$V_{DOxx}$	Normal mode, $I_{OUT} = I_{MAX}$ $V_{MBATT} - V_{OUT} = 2.5V$		50	100	mV
				150	300	
		Low-power mode, $I_{OUT} = 5mA$ , $V_{IN} = 3.7V$		150	300	
Output Current Limit	$I_{LIMxx}$	$V_{OUT} = 0V$ , % of $I_{MAX}$	103	180	250	%

**Electrical Characteristics—150mA NMOS LDO (LDO0, LDO1) (continued)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
<b>DYNAMIC CHARACTERISTICS</b>								
Soft-Start and Dynamic-Voltage-Change Ramp Rate	$t_{SSxx}$	After enabling, (Note 14)	$SS\_Lx = 0$	100		mV/ $\mu$ s		
		After enabling (Note 14)	$SS\_Lx = 1$	5				
Active Discharge Resistance		Output disabled, $V_{OUT} = 1V$ , resistance from $OUT\_LDOx$ to GND, active discharge enabled ( $ADE\_Lx = 1$ )		65		$\Omega$		
<b>THERMAL SHUTDOWN</b>								
Thermal Shutdown		Output disabled or enabled	$T_J$ rising	165		$^\circ$ C		
			$T_J$ falling	150				
<b>POWER-OK COMPARATOR</b>								
Power-OK Threshold	$V_{POKTHL}$	$V_{OUT}$ when $V_{POK}$ switches	$V_{OUT}$ falling	84	87	%		
			$V_{OUT}$ rising	92	96			

**Note 14:** Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 15:** Does not include ESR of the capacitance or trace resistance of the PCB.

**Electrical Characteristics—300mA NMOS LDO (LDO8)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>GENERAL CHARACTERISTICS</b>							
Input Voltage Range	$V_{IN\_LDOx}$	Guaranteed by output accuracy		$V_{OUT}$	5.5		V
Output Voltage Range	$V_{OUTxx}$	$V_{INxx}$ is the maximum of 3.7 or $V_{OUT}+0.3V$	50mV/step (6-bit), LDO8	0.8	3.95		V
Maximum Output Current	$I_{MAXxx}$	Guaranteed by output accuracy	Normal mode	300		mA	
			Low-power mode	5			

MAX77714

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

### Electrical Characteristics—300mA NMOS LDO (LDO8) (continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CORE PERFORMANCE SPECIFICATIONS</b>						
Output Voltage Accuracy		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-3		+3	%
		Low-power mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $5mA$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-5		+5	
Load Regulation (Note 15)		Normal mode $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		%
		Low-power mode $I_{OUT} = 0.1mA$ to $5mA$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		
Line Regulation (Note 15)		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		%/V
Line Regulation (Note 15)		Low-power mode $V_{MBATT} = V_{NOM} + 0.3V$ to $5.5V$ with $2.45V$ minimum, $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		%/V
Dropout Voltage	$V_{DOxx}$	Normal mode, $I_{OUT} = I_{MAX}$ $V_{MBATT}-V_{OUT} = 2.5V$		50	100	mV
				150	450	
		Low-power mode, $I_{OUT} = 5mA$ , $V_{IN} = 3.7V$		150	300	
Output Current Limit	$I_{LIMxx}$	$V_{OUT} = 0V$ , % of $I_{MAX}$	110	180	250	%

**Electrical Characteristics—300mA NMOS LDO (LDO8) (continued)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
<b>DYNAMIC CHARACTERISTICS</b>								
Soft-Start and Dynamic-Voltage-Change Ramp Rate	$t_{SSxx}$	After enabling, (Note 16)	$SS\_Lx = 0$	100		mV/ $\mu$ s		
		After enabling (Note 16)	$SS\_Lx = 1$	5				
Active Discharge Resistance		Output disabled, $V_{OUT} = 1V$ , resistance from $OUT\_LDOx$ to GND, active discharge enabled ( $ADE\_Lx = 1$ )		65		$\Omega$		
<b>THERMAL SHUTDOWN</b>								
Thermal Shutdown		Output disabled or enabled	$T_J$ rising	165		$^\circ$ C		
			$T_J$ falling	150				
<b>POWER-OK COMPARATOR</b>								
Power-OK Threshold	$V_{POKTHL}$	$V_{OUT}$ when $V_{POK}$ switches	$V_{OUT}$ falling	84	87	%		
			$V_{OUT}$ rising	92	96			

**Note 16:** Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

**Note 17:** Does not include ESR of the capacitance or trace resistance of the PCB.

**Electrical Characteristics—450mA NMOS LDO (LDO7)**

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>GENERAL CHARACTERISTICS</b>							
Input Voltage Range	$V_{IN\_LDOx}$	Guaranteed by output accuracy		$V_{OUT}$	5.5		V
Output Voltage Range	$V_{OUTxx}$	$V_{INxx}$ is the maximum of 3.7 or $V_{OUT}+0.3V$	50mV/step (6-bit), LDO7	0.8	3.95		V
Maximum Output Current	$I_{MAXxx}$	Guaranteed by output accuracy	Normal mode	450		mA	
			Low-power mode	5			

## Electrical Characteristics—450mA NMOS LDO (LDO7) (continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CORE PERFORMANCE SPECIFICATIONS</b>						
Output Voltage Accuracy		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-3		+3	%
		Low-power mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$ to $5mA$ , $V_{NOM}$ set to any voltage, $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum	-5		+5	
Load Regulation (Note 15)		Normal mode $I_{OUT} = 0.1mA$ to $I_{MAX}$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		%
		Low-power mode $I_{OUT} = 0.1mA$ to $5mA$ , $V_{IN} = V_{NOM} + 0.3V$ , $V_{MBATT} = V_{NOM} + 1.5V$ with $2.45V$ minimum		0.05		
Line Regulation (Note 15)		Normal mode $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		%/V
		Low-power mode $V_{MBATT} = V_{NOM} + 0.3V$ to $5.5V$ with $2.45V$ minimum, $V_{IN} = V_{NOM} + 0.3V$ to $5.5V$ , $I_{OUT} = 0.1mA$		0.01		
Dropout Voltage	$V_{DOxx}$	Normal mode, $I_{OUT} = I_{MAX}$ $V_{MBATT}-V_{OUT} = 2.5V$		50	100	mV
				150	450	
		Low-power mode, $I_{OUT} = 5mA$ , $V_{IN} = 3.7V$		150	300	
Output Current Limit	$I_{LIMxx}$	$V_{OUT} = 0V$ , % of $I_{MAX}$	110	180	250	%

MAX77714

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

### Electrical Characteristics—450mA NMOS LDO (LDO7) (continued)

( $V_{SYS} = 3.7V$ ,  $V_{IN\_LDO} = 3.7V$ ,  $C_{IN\_LDO} = 1\mu F$ ,  $C_{OUT\_LDO} = 2.2\mu F$ . Limits are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range ( $T_A = -40^\circ C$  to  $+85^\circ C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>DYNAMIC CHARACTERISTICS</b>							
Soft-Start and Dynamic-Voltage-Change Ramp Rate	$t_{SSxx}$	After enabling, (Note 18)	$SS\_Lx = 0$	100			mV/ $\mu$ s
		After enabling (Note 18)	$SS\_Lx = 1$	5			
Active Discharge Resistance		Output disabled, $V_{OUT} = 1V$ , resistance from OUT_LDOx to GND, active discharge enabled ( $ADE\_Lx = 1$ )		65			$\Omega$
<b>THERMAL SHUTDOWN</b>							
Thermal Shutdown		Output disabled or enabled	$T_J$ rising	165			$^\circ$ C
			$T_J$ falling	150			
<b>POWER-OK COMPARATOR</b>							
Power-OK Threshold	$V_{POKTHL}$	$V_{OUT}$ when $V_{POK}$ switches	$V_{OUT}$ falling	84	87		%
			$V_{OUT}$ rising	92	96		

**Note 18:** Does not include ESR of the capacitance or trace resistance of the PCB.

**Note 19:** During a soft-start event or a DVS transition, the regulators output current increases by  $C_{OUT} \times dV/dt$ . In the event that the load current plus the additional current imposed by the soft-start or DVS transition reach the regulator's current limit, the current limit is enforced. When the current limit is enforced, the advertised transition rate ( $dV/dt$ ) does not occur.

### Electrical Characteristics—GPIO

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>POWER SUPPLY</b>							
Power-Supply Voltage	$V_{MBATT}$	GPIO0-3 (Note 20)		2.6	5.5		V
	$V_{GPIO\_INB}$	GPIO4-7 (Note 20)		1.7	5.5		
Supply Current	$I_{GPIO\_INB}$	GPIO configured as input and connected to ground			1		$\mu$ A
<b>GPIO INPUT</b>							
Input Voltage Low	$V_{IL}$	GPIO0-3, $V_{MBATT} = 2.6V$ to $5.5V$ GPIO4-7, $V_{IN\_GPIOB} = 1.7V$ to $5.5V$			0.5		V
Input Voltage High	$V_{IH}$	GPIO0-3, $V_{MBATT} = 2.6V$ to $5.5V$		0.7 x $V_{MBATT}$			V
		GPIO4-7, $V_{IN\_GPIOB} = 1.7V$ to $5.5V$		0.7 x $V_{GPIO\_INB}$			
Input Hysteresis	$V_{HYS\_GPIO}$			0.25			V

**Electrical Characteristics—GPIO (continued)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Input Leakage Current	I <sub>LKG_GPIOx</sub>	$V_{IN\_GPIOB} = V_{MBATT} = 5.5V$ , $V_{GPIOx} = 0V$ and $5.5V$ , internal pull-up/down disabled		$T_A = +25^\circ C$	0.001	1	$\mu A$	
				$T_A = +85^\circ C$	0.01			
<b>GPIO OUTPUT</b>								
Output Voltage Low	V <sub>OL</sub>	$I_{SINK} = 4mA$ , open-drain and push-pull mode		0.08		V		
		$I_{SINK} = 12mA$ , open-drain and push-pull mode		0.25				
Output Voltage High	V <sub>OH</sub>	GPIO4-7	$V_{IN\_GPIOB} = 1.7V$ , $I_{SOURCE} = 4mA$	$0.7 \times V_{IN\_GPIOB}$		V		
		GPIO0-3	$V_{MBATT} = 3.6$ , $I_{SOURCE} = 4mA$	$0.7 \times V_{MBATT}$				
GPIO Open Leakage Current		$V_{IN\_GPIOB} = V_{MBATT} = 5.5V$		$T_A = +25^\circ C$	0.01	1	$\mu A$	
				$T_A = +85^\circ C$	0.1			
<b>INTERNAL RESISTANCE</b>								
Pullup Resistance	R <sub>PU_GPIO</sub>				50	100	160	k $\Omega$
Pulldown Resistance	R <sub>PD_GPIO</sub>				50	100	160	k $\Omega$

**Note 20:** Guaranteed by  $V_{IH}$  and  $V_{IL}$  tests.

**Electrical Characteristics—32kHz Oscillator**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , limits are 100% tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>CRYSTAL OSCILLATOR</b>							
Crystal-Oscillator Supply Voltage	V <sub>RTC</sub>	(Note 21)		1.71	2.5	V	
Crystal Loading		32KLOAD = 0b01 (Note 22)			6.5		
		32KLOAD = 0b10 (Note 22)			7.5		
		32KLOAD = 0b11 (Note 22)			12.5		
<b>BYPASS MODE</b>							
XIN I/O Voltage	V <sub>RTC</sub>	Maximum $V_{RTC}$ external load of 1mA			V <sub>RTC</sub>	V	
XIN Input Low Voltage	V <sub>XIN_IL</sub>				0		
XIN Input High Voltage	V <sub>XIN_IH</sub>				$V_{RTC} - 0.4$	V <sub>RTC</sub>	V
XIN Input Hysteresis					400	mV	

**Electrical Characteristics—32kHz Oscillator (continued)**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
XIN Input Leakage Current		$T_A = +25^{\circ}C$	-1		+1	$\mu A$
<b>SILICON OSCILLATOR</b>						
Silicon-Oscillator Supply Voltage	$V_{RTC}$		1.71	2.5		V
Silicon Oscillator Output Frequency				32768		Hz
<b>VALID FREQUENCY DETECTOR</b>						
Valid XOSCOK Signal Minimum Frequency	$f_{DET\_MIN}$			10		kHz
Valid XOSCOK Signal Maximum Frequency	$f_{DET\_MAX}$			110		kHz
OK32K Signal Debounce (Note 23)		Primary crystal oscillator (XOSCOK)		256		cycles
		Backup silicon oscillator (XOSCOK)		32		cycles

**Note 21:** Minimum supply for basic functionality with reduced accuracy.

**Note 22:** Includes 3pF of parasitic capacitance on XIN and XOUT.

**Note 23:** Number of valid cycles the frequency detector needs to count before it asserts OK32K.

**Electrical Characteristics—Backup Battery Charger**

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>BACKUP BATTERY CHARGER</b>						
Programmable Output Voltage Range		$I_{LOAD} = 1\mu A$	$BBCVS[1:0] = 0x00$	2.420	2.500	2.580
			$BBCVS[1:0] = 0x01$	2.910	3.000	3.090
			$BBCVS[1:0] = 0x02$	3.200	3.300	3.400
			$BBCVS[1:0] = 0x03$	3.395	3.500	3.605
Constant Current Limit		$V_{BBATT}$ short to GND, $BBCLOWIEN = 0$	$BBCCS[1:0] = 0x00, 0x01, 0x02$		50	V
			$BBCCS[1:0] = 0x03$		100	
			$BBCCS[1:0] = 0x00$		200	
			$BBCCS[1:0] = 0x00$		600	
		$V_{BBATT}$ short to GND, $BBCLOWIEN = 1$	$BBCCS[1:0] = 0x02$		800	$\mu A$
			$BBCCS[1:0] = 0x03$		400	
			$BBCCS[1:0] = 0x00$			
			$BBCCS[1:0] = 0x00$			


## Electrical Characteristics—Backup Battery Charger (continued)

( $V_{SYS} = 3.6V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , limits are 100% tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Output Resistance		BBCRS[1:0] = 0x00			0.1			kΩ
		BBCRS[1:0] = 0x01			1			
		BBCRS[1:0] = 0x02			3			
		BBCRS[1:0] = 0x03			6			
Reverse Leakage Current from BBATT to VMBATT		Input = 0V, $V_{BBATT} = 3.0V$	$T_A = +25^{\circ}C$		0.01	10		μA
			$T_A = +85^{\circ}C$		0.1			










## Typical Operating Characteristics

( $V_{VDD} = +3.3V$ ,  $V_{DDIO} = +1.8V$ ,  $V_{REFP} - V_{REFN} = V_{REF} = 2.5V$ ; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock;  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)




### Typical Operating Characteristics (continued)

(AV<sub>VDD</sub> = +3.3V, V<sub>VDDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock; T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)




### Typical Operating Characteristics (continued)

(AV<sub>VDD</sub> = +3.3V, V<sub>VDDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock; TA = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)




### Typical Operating Characteristics (continued)


(AV<sub>VDD</sub> = +3.3V, V<sub>VDDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock; T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)



### Typical Operating Characteristics (continued)

(AV<sub>VDD</sub> = +3.3V, V<sub>DDIO</sub> = +1.8V, V<sub>REFP</sub> - V<sub>REFN</sub> = V<sub>REF</sub> = 2.5V; No Line-Frequency Rejection, Continuous-Conversion Mode, Internal Clock; TA = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted.)



**Bump Configuration****MAX77714****Bump Description**

PIN	NAME	FUNCTION	TYPE
<b>TOP</b>			
F7	MBATT	Low-Noise PMIC Power Input. Bypass MBATT with a 0.1µF ceramic capacitor to ground.	Power Input
F1	BBATT	Backup Battery Connection. Bypass BBATT with a 0.1µF ceramic capacitor to ground.	Power Input
C1	XOUT	32.768kHz Crystal Oscillator Output. XOUT has on-chip programmable load capacitors for the crystal oscillator.	Output
B1	XIN	32.768kHz Crystal Oscillator Input. XIN has on-chip programmable load capacitors for the crystal oscillator.	Input
C2	XGND	Crystal Oscillator Ground. All XGND pins must be connected together.	Ground

**Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE
E2	nIRQ	Active-Low Interrupt Output. nIRQ is an open-drain output.	Digital Output
C7	EN0	Enable Input 0 to the Flexible Power Sequencer. EN0 is typically connected to the system's ONKEY.	Digital Input
C6	EN1	Enable Input 1 to the Flexible Power Sequencer. EN1 is typically connected to the system's AP.	Digital Input
D8	SHDN	The shutdown input (SHDN) is a digital input to the ON/OFF controller that causes the device to reset through a global shutdown event. The signal for SHDN typically comes from a temperature sensor that measures the internal die temperature of the AP.	Digital Input
D2	nRST_IO	This is a bidirectional, active-low, open-drain, reset input/output.	Digital I/O
C3	AGND	Analog Ground. All GND pins must be connected together.	Ground
C4	DGND	Digital Ground. DGND carries ground current for digital circuits such as the I <sup>2</sup> C.	Ground
A1, G1, E3, F5, C5	NC	No Connect. This bump is not internally connected to any node. This can be connected to GND to help improve thermal performance.	Ground

**LDO**

B7	IN_LDO0_1	Linear Regulator 0 and 1 Power Input. Bypass IN_LDO0 to GND with a 2.2µF ceramic capacitor.	Power Input
B6	OUT_LDO0	150mA NMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO0 or leave it unconnected.	Power Output
B8	OUT_LDO1	150mA NMOS LDO1 Output. If the LDO1 is not used, it is recommended to either ground OUT_LDO1 or leave it unconnected.	Power Output
A5	IN_LDO2	Linear Regulator 2 Power Input. Bypass IN_LDO2 to GND with a 2.2µF ceramic capacitor.	Power Input
B5	OUT_LDO2	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO2 or leave it unconnected.	Power Output
B3	IN_LDO3_5	Linear Regulator 3 and 5 Power Input. Bypass IN_LDO3_5 to GND with a 2.2µF ceramic capacitor.	Power Input
B2	OUT_LDO3	300mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO3 or leave it unconnected.	Power Output
B4	OUT_LDO5	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO5 or leave it unconnected.	Power Output
A3	IN_LDO4_6	Linear Regulator 4 and 6 Power Input. Bypass IN_LDO4_6 to GND with a 2.2µF ceramic capacitor.	Power Input
A2	OUT_LDO4	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO4 or leave it unconnected.	Power Output
A4	OUT_LDO6	150mA PMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO6 or leave it unconnected.	Power Output
A6	OUT_LDO7	450mA NMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO7 or leave it unconnected.	Power Output
A7	IN_LDO7_8	Linear Regulator 7 and 8 Power Input. Bypass IN_LDO7_8 to GND with a 2.2µF ceramic capacitor.	Power Input
A8	OUT_LDO8	300mA NMOS LDO Output. If the LDO is not used, it is recommended to either ground OUT_LDO8 or leave it unconnected.	Power Output

## Bump Description (continued)

PIN	NAME	FUNCTION	TYPE
<b>STEP-DOWN</b>			
D9, E9, D10	IN_SD0	SD0 Power Input. IN_SD0 is the drain connection of BUCK0's main power FET. IN_SD0 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect IN_SD0 and its bypass capacitor.	Power Input
F9, F10, E10	LX_SD0	SD0 Switching Node. Connect the required inductor between LX_SD0 and the output capacitor. LX_SD0 is a critical node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect LX_SD0 to the power inductor.	Power I/O
F8, G8, G9, G10	PG_SD0	SD0 Power Ground are internally combined. PG_SD0 is the source connection of BUCK0's synchronous rectifier. PG_SD0 is a critical discontinuous current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect the various ground nodes of this device.	Ground
E8	FB_SD0	SD0 Output Voltage Feedback Node. Connect FB_SD0 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD0 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD0 is a critical analog input that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect FB_SD0 to the regulator output.	Analog Input
A9, A10	IN_SD1	SD1 Power Input. IN_SD1 is the drain connection of BUCK1's main power FET. IN_SD1 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect IN_SD1 and its bypass capacitor.	Power Input
B9, B10	LX_SD1	SD1 Switching Node. Connect the required inductor between LX_SD1 and the output capacitor. LX_SD1 is a critical node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect LX_SD1 to the power inductor.	Power I/O
C9, C10	PG_SD1	SD1 Power Ground are internally combined. PG_SD1 is the source connection of BUCK1's synchronous rectifier. PG_SD1 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect the various ground nodes of this device.	Ground
C8	FB_SD1	SD1 Output Voltage Feedback Node. Connect FB_SD1 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD1 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD1 is a critical analog input that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect FB_SD1 to the regulator output.	Analog Input
G7	IN_SD2	SD2 Power Input. IN_SD2 is the drain connection of BUCK2's main power FET. IN_SD2 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect IN_SD2 and its bypass capacitor.	Power Input
G6	LX_SD2	SD2 Switching Node. Connect the required inductor between LX_SD2 and the output capacitor. LX_SD2 is a critical node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect LX_SD2 to the power inductor.	Power I/O
G4, G5	PG_SD2_3	SD2 and SD3 Power Ground are internally combined. PG_SD2_3 is the source connection of SD2 and 3's synchronous rectifier. PG_SD2_3 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect the various ground nodes of this device.	Ground
F6	FB_SD2	SD2 Output Voltage Feedback Node. Connect FB_SD2 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD2 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD2 is a critical analog input that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect FB_SD2 to the regulator output.	Analog Input

**Bump Description (continued)**

PIN	NAME	FUNCTION	TYPE
G2	IN_SD3	SD3 Power Input. IN_SD3 is the drain connection of BUCK1's main power FET. IN_SD3 is a critical discontinuous-current node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect IN_SD3 and its bypass capacitor.	Power Input
G3	LX_SD3	SD3 Switching Node. Connect the required inductor between LX_SD3 and the output capacitor. LX_SD3 is a critical node that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect LX_SD3 to the power inductor.	Power I/O
F3	FB_SD3	SD3 Output Voltage Feedback Node. Connect FB_SD3 to the local output capacitor at the Buck output. In addition to setting the output voltage regulation threshold, FB_SD3 can also be programmed to discharge the output capacitor when the converter is shutdown. FB_SD3 is a critical analog input that requires careful PCB layout. See the <a href="#">PCB Layout Guidelines</a> section for advice on how to connect FB_SD3 to the regulator output.	Analog Input
F4	AV_SD	SD3 Analog Power input. Connect AV_SD to the local output capacitor at the Buck Input. This supply powers the internal analog circuit.	Analog Input
<b>I<sup>2</sup>C</b>			
E1	SDA	Serial Interface Data Bidirectional Open-Drain.	Digital I/O
D1	SCL	Serial Interface Clock Input. Open-Drain Output.	Digital Input
F2	INI2C	Internal Logic Supply for SDA and SCL.	Power Input
<b>GPIO</b>			
E7	GPIO0	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
E6	GPIO1	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D7	GPIO2	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D6	GPIO3	General Purpose Input Output resource and can be configured as an ACOK input when configured in ALT mode.	Digital I/O
E4	GPIO4	General Purpose Input Output resource and can be configured to output 32kHz clock when configured in ALT mode.	Digital I/O
D5	GPIO5	General Purpose Input Output resource and can be configured to output 32kHz clock when configured in ALT mode.	Digital I/O
D4	GPIO6	General Purpose Input Output resource and can be configured to output 32kHz clock when configured in ALT mode.	Digital I/O
E5	GPIO7	General Purpose Input Output resource can be controlled using the Flexible Power Sequencer.	Digital I/O
D3	IN_GPIOB	Input for the General Purpose Input Output resource 4-7.	Digital I/O

**Detailed Description****OTP Options**Refer to [Table 1](#) for the default register settings.**Table 1. OTP Options**

RESOURCE	MAX77714EWC+	MAX77714FEWC+
CID4	0x01	0x06
MSTR_PU[2:0]	3904µs	984µs
MSTR_PD[2:0]	3904µs	31µs
MSTR_SLPENTY[2:0]	3904µs	984µs
MSTR_SLPEXT[2:0]	3904µs	31µs
SD0	0.90V, FPS0, UPSLT1, DNSLT1	1.20V, FPS1, UPSLT1, DNSLT0
SD1	1.29V, FPS0, UPSLT3, DNSLT3	0.90V, FPS1, UPSLT3, DNSLT0
SD2	1.80V, FPS0, UPSLT5, DNSLT5	0.625V, FPS0, UPSLT5, DNSLT0
SD3	0.90V, FPS0, UPSLT4, DNSLT4	3.6V, NOT CONFIGURED IN FPS, OUTPUT DISABLED
LDO0	1.80V, FPS0, UPSLT6, DNSLT6	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO1	0.90V, FPS0, UPSLT6, DNSLT6	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO2	3.30V, FPS0, UPSLT6, DNSLT6	2.5V, FPS1, UPSLT2, DNSLT0, NORMAL-POWER MODE
LDO3	2.90V, FPS0, UPSLT6, DNSLT6	3.3V, FPS1, UPSLT6, DNSLT0, GLOBAL LOW-POWER MODE
LDO4	0.90V, FPS0, UPSLT6, DNSLT6	0.4V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO5	3.30V, FPS0, UPSLT6, DNSLT6	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO6	1.80V, FPS0, UPSLT4, DNSLT4	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO7	3.30V, FPS0, UPSLT6, DNSLT6	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
LDO8	2.90V, FPS0, UPSLT7, DNSLT7	0.8V, FPS1, UPSLT6, DNSLT0, OUTPUT DISABLED
GPIO0	FPS0, UPSLT0, DNSLT0	NOT CONFIGURED IN FPS
RSTIO	FPS0, UPSLT7, DNSLT7	FPS0, UPSLT4, DNSLT7
32KSOURCE OTP	0b1 (Silicon Oscillator)	0b1 (Silicon Oscillator)
OTP_EN0[1:0]	0b10 (ON/OFF Software)	0b01 (Slide Switch)
OTP_MR	0b0 (Manual reset with no wakeup)	0b0 (Manual reset with no wakeup)
OTP_I2CADDR[1:0]	0b00 PMIC 7-bit address = 0x38 RTC 7-bit slave address = 0x90	0b00 PMIC 7-bit address = 0x38 RTC 7-bit slave address = 0x90
OTP_MBATT	0b0 (MBATT wakeup signal disabled)	0b0 (MBATT wakeup signal disabled)
OTP_TRSTO[1:0]	0b10 (32ms)	0b00 (1ms)
OTP_SHDNAL	0b0 (Active-high)	0b0 (Active-high)
OTP_BBATT	0b0 (BBCVS[0] will always reset to 1b0)	0b0 (BBCVS[0] will always reset to 1b0)
OTP_ACOKAL	0b0 (Active-high)	0b0 (Active-high)
OTP_EN1AL	0b0 (Active-high)	0b0 (Active-high)
OTP_EN0AL	0b0 (Active-high)	0b0 (Active-high)

**Table 1. OTP Options (continued)**

OTP_WDTEN	0b0 (Watchdog default off, can be enabled with I <sup>2</sup> C)	0b0 (Watchdog default off, can be enabled with I <sup>2</sup> C)
-----------	--	--

## Detailed Description—Global Resources

### Voltage References, Bias Currents, and Timing References

Centralized voltage references, bias current, and timing references support all of the functional blocks within the MAX77714. These resources are automatically enabled when any of the peripheral functions within the device require them. The supply current associated with the minimum set of these resources make up the quiescent current ( $I_{Q\_MBATT}$ ).

### Voltage Monitors

The MBATT undervoltage lockout (UVLO) and MBATT overvoltage lockout (OVLO) comparators force the entire device off when the supply voltage ( $V_{MBATT}$ ) is not within the acceptable window of operation (2.6V to 5.5V). Disabling the device when the supply is outside of its acceptable range ensures reliable consistent behavior when the supply voltage is removed/applied and prevents overvoltage stress to the device. The main-battery low signal is also available through the nRST<sub>IO</sub> signal when LBRSTEN = 1. With all peripheral blocks of the device disabled, the quiescent current of the device is 12 $\mu$ A ( $I_{Q\_MBATT}$ ).

### Thermal Monitors

Several on-chip thermal sensors force the device to shutdown if the junction temperature exceeds +165°C ( $T_{JSHDN}$ ). In addition to the +165°C shutdown threshold, these thermal sensors also provide interrupts when the temperature exceeds +120°C (thermal alarm 1) and +140°C (thermal alarm 2).

### Bidirectional Reset Input/Output

The device has a bidirectional, active-low, open-drain, reset input/output (nRST<sub>IO</sub>). The RSO signal within the bidirectional reset IO logic is asserted by the device when it needs to drive nRST<sub>IO</sub> low. If the device is not driving nRST<sub>IO</sub> low (i.e., RSO is low), and an external device such as a reset button pulls nRST<sub>IO</sub> low, then the RSI signal within the bidirectional reset IO logic is asserted. If RSI is asserted for longer than  $t_{DBNC}$ , then a global shutdown event is triggered (GLBALSHDN). A global shutdown due to RSI is recorded in the POERC register such that when the system's microprocessor recovers from the reset it can recognize that the cause of the power down was due to RSI. If a global shutdown event is triggered by RSI, then the device automatically generates a wakeup event after the global shutdown event has completed.

The reset output is a programmable slave to the flexible power sequencer. Allowing the RSO to respond to the flexible power sequencer gives it the capability to drive the nRST<sub>IO</sub> line low as the first action in the power down sequence. The RSTIOFPS register configures how nRST<sub>IO</sub> behaves with respect to the flexible power sequencer.

Once all conditions for allowing the reset output to go high-impedance have been met, a reset delay timer is initiated before RSO is deasserted ( $t_{RST\_O}$ ).

The following bulleted list summarizes all the conditions required for the device to set RSO low and allow nRST<sub>IO</sub> to go high-impedance.

- The device must not be in a global shutdown state.
- The 32kHz oscillator must be stable (32K\_OK).
- The flexible power sequencer (FPS\_RSO) must be satisfied.
- Reset timer has expired ( $t_{RST\_O}$ ).

An example configuration that allows nRST<sub>IO</sub> to go high-impedance is:

- No global shutdown events.
- The main-battery voltage is within the valid region.
- The 32kHz clock is stable.

- FPS0 (flexible power sequencer 0) has gotten past power-up cycle 4 (FPS\_RSO).
- $t_{RST\_O}$  expired.
- No external device such as a reset button are pulling nRST\_IO low.




Figure 1. Global Resource Logic

## Global Shutdown

This document uses the term “global shutdown” to refer to any event that causes a shutdown of all regulators and a reset for most of the registers within the device. The POERC register records the source of a “global shutdown” event. The various conditions which cause a global shutdown are as follows:

- The battery voltage is low (MBATT < MBATT\_RESET falling)
- Hardware reset input (RSI) event detected
- Manual Reset event detected
- Watchdog timer expires
- SFT\_RST = 1
- PWR\_OFF = 1
- The junction temperature is too high ( $T_J > TJSHDN$ )
- SHDN pin is asserted (SHDN = 1)
- SRCFPS0 = 1 and ENFPS0 register transitions from HIGH to LOW

After a global shutdown occurs, the device can be powered up normally as long as the main-battery voltage and the die temperature are within their valid ranges. Although all regulators are forced off in response to a global shutdown, the RTC remains powered and continues to record the calendar.

From any state in the device, there are three ways of implementing a “global shutdown”. The source of the global shutdown event determines how a global shutdown is implemented as described in the following:

### Global Shutdown Events with Sequenced Shutdown and Automatic Wakeup

The events in this category are associated with faulty system states where the software may not be working properly but the system could potentially recover by powering down the microprocessor, resetting all the global shutdown registers, and then powering up the microprocessor again. The following events initiate a sequenced shutdown followed by automatic wakeup:

- RSI event (hardware reset input)
- SFT\_RST event if SFT\_RST\_WK = 1 (software reset input)
- Watchdog timer expires if WD\_RST\_WK = 1
- Manual reset event if OTP\_MR = 1

### Global Shutdown Events with Sequenced Shutdown to the OFF State

Six events initiate “sequenced global shutdown to the off state.” With the exception of PWR\_OFF, which is a normal system function, the events in this category are associated with undesirable system states that may occur in a normally functioning product. Powering down the microprocessor and resetting all the global shutdown registers helps the system resolve these undesirable events. In general, a wakeup event such as an onkey press is required to power-up the microprocessor again.

In the case of a software reset input (SFT\_RST) with SFT\_RST\_WK = 0, the global shutdown state machine results in the default state with the device off and waiting for a wakeup event. It is possible for the system software to program a wakeup event based on an RTC alarm. For example, once the state machine lands in the default state it waits there until the RTC alarm generates the wakeup event.

The following six conditions fall into this category:

- Watchdog timer expires if WD\_RST\_WK = 0
- Manual reset event if OTP\_MR = 0
- SFT\_RST event if SFT\_RST\_WK = 0 (software reset input)
- PWR\_OFF = 1
- $T_J > TJSHDN$  (thermal overload)
- SHDN input event

**Global Shutdown Events with Immediate Shutdown**

Four events initiate an “immediate shutdown.” The events in this category are associated with potentially hazardous system events. Powering down the microprocessor and resetting all the registers helps mitigate any issues that may occur due to these potentially hazardous system events.

The following four events fall in this category:

- $V_{MBATT} < V_{MBATTUVLO}$  (main-battery undervoltage)
- $V_{MBATT} > V_{MBATTOVLO}$  (main-battery overvoltage)
- $OK32K = 0$  (in or after standby state)
- $BRDY = 0$  (in or after ready state)

**System Watchdog Timer**

The MAX77714 contains a system watchdog timer to ensure safe and reliable operation. The system watchdog timer prevents the device from powering a system in the event that the system controller (processor) hangs or otherwise isn't communicating correctly. The default state of the system watchdog timer enable bit (WDTEN) can be factory programmed with an OTP bit (OTP\_WDTEN). To use the watchdog timer feature, enable the feature by setting WDTEN. While enabled, the system controller must reset the system watchdog timer within the timer period ( $t_{WD}$ ) for the charger to operate normally. Reset the system watchdog timer by programming WDTC[1:0] = 0b01.  $t_{WD}$  is programmable from 2s to 128s with TWD[1:0].

With WDTEN set, an internal counter is incremented with the internal oscillator. When the internal counter matches a value programmed by TWD[1:0], the device asserts nRST\_IO, powers down all of its regulators with a global shutdown condition, and sets the WDT bit in the non-volatile event recorder.

To prevent the system watchdog timer from initiating a global shutdown event and disabling the device, a properly operating processor clears the system watchdog timer within the timer period programmed by TWD[1:0]. The system watchdog time is cleared by setting WDTC[1:0] = 0b01.

The system watchdog timer can be set to automatically clear when the AP enters its sleep or off states. The device interprets the AP sleep state as FPS1 being disabled. The device interprets the off state as FPS1 being disabled.

Note that the device contains both a system watchdog timer and an I<sup>2</sup>C watchdog timer.




Figure 2. System Watchdog Timer

## EN0 Functionality

The EN digital input can be configured to work with a push-button switch, a slide-switch, or a ON/OFF logic signal (e.g., PGOOD). (Figure 3) shows EN's functionality for power-on sequencing and manual reset. The default configuration of the device is pushbutton mode and no additional programming is necessary. Applications that use a slide-switch on-key or ON/OFF logic signal configuration must set OTP\_EN0[1:0]. The polarity of EN0 can be controlled using the OTP\_EN0AL bit. The default is active high.




Figure 3. EN0 Functionality Options

## Interrupt Logic

Several interrupt and interrupt mask registers monitor key information and assert the nIRQ output signal when an interrupt event has occurred. nIRQ is an active-low, open-drain output that is typically routed to the processor's interrupt input to allow for quick notification of interrupt events. A pullup resistor is required for this signal. This pullup resistor is typically found inside the processor that interprets the interrupt signal, but a board-mounted pullup resistor is required if one is unavailable.




Figure 4. Simplified Interrupt Status and Mask Logic

## Detailed Description—ON/OFF Controller

### ON/OFF Controller

The ON/OFF controller monitors multiple wakeup sources to intelligently enable all resources that are necessary for the AP to boot (i.e., FPS0 and FPS1). The ON/OFF controller monitors wakeup events on the EN0, EN1, ACOK, and nRST\_IO hardware inputs. Additionally, internal wakeup events are also monitored: SMPL, ALARM1, and ALARM2 internal signals. Wakeup events go through logic to affect flexible power sequencers 0 and 1 (FPS0, FPS1). Many wakeup signals can be masked (WK\_ACOK, WK\_ALARM1, WL\_ALARM2, WK\_EN0).

Many signals within the ON/OFF controller generate interrupts and are recorded in the status registers.




Figure 5. State Diagram: ON/OFF Controller Top Level

Table 2. ON/OFF Controller Transition Conditions

TRANSITION	CONDITION
1	<p>The fundamental system voltages and resources are available. Move to the standby state.</p> <ul style="list-style-type: none"> <li>• 32kHz oscillator is OK (OK32K = 1) OR</li> <li>• The battery voltage is undervoltage (<math>V_{MBATT} &gt; V_{MBATTUVLO}</math>) OR</li> <li>• The battery voltage is overvoltage (<math>V_{MBATT} &lt; V_{MBATTOVLO}</math>)</li> </ul>

**Table 2. ON/OFF Controller Transition Conditions (continued)**

2	<p>I<sup>2</sup>C Bias Enable Command OR A wakeup signal has been received from one of the following sources:</p> <ul style="list-style-type: none"> <li>• A debounced EN0 press (i.e., edge) and WK_EN0 is SET has been detected OR</li> <li>• ALARM1_R event occurs and WK_ALRM1R is set OR</li> <li>• ALARM2_R event occurs and WK_ALRM2R is set OR</li> <li>• SMPL_EVENT occurs and SMPL_EN is set OR</li> <li>• ACOK event (i.e., level) occurs and WK_ACOK is set OR</li> <li>• MBATT &gt; MBATTUVLO rising and WK_MBATT is set OR</li> <li>• WAKEUP flag is set by the previous sequenced shutdown (starts at STANDBY state post power-down event)</li> <li>• SRCFPS0 = 1 and ENFPS0 register transitions from LOW to HIGH</li> </ul>
2A	<p>The basic system resources are okay</p> <ul style="list-style-type: none"> <li>• BRDY = 1 and t<sub>BRDY_TMR</sub> not expired</li> </ul>
3	If a wakeup signal was initiated at transition "2" then proceed to powerup sequence, else stay in Ready state and wait for wakeup
4	<p>Enter Sleep Mode</p> <ul style="list-style-type: none"> <li>• Sleep mode is enabled (SLPEN = 1) and EN1 transitions from high to low (OTP_EN1AL = 1) OR</li> <li>• SRCFPS1 = 1 and ENFPS1 register transitions from HIGH to LOW</li> </ul>
5	<p>Exit Sleep Mode</p> <ul style="list-style-type: none"> <li>• Sleep mode is enabled (SLPEN = 1) and EN1 transitions from low to high OR</li> <li>• A debounced EN0 press and WK_EN0 is SET has been detected OR</li> <li>• ALARM1_R event occurs and WK_ALRM1R is set OR</li> <li>• ALARM2_R event occurs and WK_ALRM2R is set OR</li> <li>• ACOK event (i.e. level) occurs and WK_ACOK is set OR</li> <li>• SRCFPS0 = 1 and ENFPS0 register transitions from LOW to HIGH</li> <li>• SRCFPS1 = 1 and ENFPS1 register transitions from LOW to HIGH</li> </ul>
6	<p>Enter the Power-Down Sequence with Register Reset</p> <ul style="list-style-type: none"> <li>• The battery voltage is low (MBATT &lt; MBATT_RESET falling) OR</li> <li>• Hardware reset input (RSI) event detected OR</li> <li>• Manual reset event detected OR</li> <li>• SFT_RST = 1 OR</li> <li>• PWR_OFF = 1 OR</li> <li>• The junction temperature is too high (T<sub>J</sub> &gt; TJSHDN) OR</li> <li>• SHDN pin is asserted (SHDN = 1)</li> <li>• SRCFPS0 = 1 and ENFPS0 register transitions from HIGH to LOW</li> </ul>
7	<p>Immediate Shutdown</p> <ul style="list-style-type: none"> <li>• The battery voltage is undervoltage (V<sub>MBATT</sub> &lt; V<sub>MBATTUVLO</sub>) OR</li> <li>• The battery voltage is overvoltage (V<sub>MBATT</sub> &gt; V<sub>MBATTOVLO</sub>) OR</li> <li>• OK32K = 0 OR</li> <li>• BRDY = 0 t<sub>BRDY_TMR</sub> expired</li> </ul>
8	<p>Oscillator Start</p> <ul style="list-style-type: none"> <li>• V<sub>MBATT</sub> &gt; V<sub>MBATTPOR</sub></li> </ul>
9	<p>No Power</p> <ul style="list-style-type: none"> <li>• V<sub>MBATT</sub> &lt; V<sub>MBATTPOR</sub></li> </ul>

**Power-Up/Down Sequence**

The device integrated a flexible power sequencer (FPS) that controls the power-up and power-down timing of the system. The functionality of the FPS is described as follows:

- The power-up/down sequence consists of two FPS masters (FPS0 and FPS1) each contains 8 slots.
- The 8 slots count sequentially in time during both power-up and power-down.
- During the power-up sequence ([Figure 6](#)), the slots count upwards from 0 to 7.
- During the power-down sequence ([Figure 7](#)), the slots count downwards from 7 to 0.
  - The events in this category are associated with faulty system states where the software may not be working properly but the system could potentially recover by powering down the microprocessor, resetting all the global shutdown registers, and then powering up the microprocessor again.
- Regulators enable in their assigned slots in the power-up sequence. Regulators disabled in their assigned slots in the power-down sequence.
- GPIOs assert logic-high in their assigned slot in the power-up sequence. GPIOs assert logic-low in their assigned slot in the power-down sequence.
- Three dedicated bits are available to program the slot pitch ( $t_{FPST}$ , time between slots) and are programmable between 31 $\mu$ s to 3904 $\mu$ s in eight binary weighted steps.
  - FPS0 power-up sequence (MSTR\_PU[2:0]), power-down sequence (MSTR\_PD[2:0]).
  - FPS1 sleep exit power-up sequence (MSTR\_SLPEXT[2:0]), Sleep entry power-down sequence (MSTR\_SLPENTY[2:0]).





Figure 6. Flow Chart—Power-Up Sequence



*Figure 7. Flow Chart—Power-Down Sequence*

**Immediate Shutdown**

The events in this category are associated with potentially hazardous system events. Powering down the microprocessor and resetting all the device registers helps mitigate any issues that may occur due to these potentially hazardous system events.




Figure 8. Flow Diagram: Immediate Shutdown

**RESET**

The reset state puts the PMIC in an initial known state by following the flow in (Figure 9).




Figure 9. Reset Flow Diagram

**EN0**

EN0 is a digital input to the ON/OFF controller that typically comes from the system's on-key. The EN0 polarity is factory-programmable with OTP (OTP\_EN0AL) to be active-high or active-low

**EN1**

EN1 is a digital input to the ON/OFF controller that typically comes from the system's AP. EN1 is used to control sleep modes. The EN1 polarity is factory-programmable with OTP (OTP\_EN1AL) to be active-high or active-low.

**ACOK**

ACOK is a digital input (GPIO3 ALT mode) to the ON/OFF controller that typically comes from the system's battery charger. ACOK indicates the presence/absence of the external charge adapter. The ACOK polarity is factory-programmable with OTP (OTP\_ACOKAL) to be active-high or active-low with the appropriate internal pull-up/down.

**SHDN**

The shutdown input (SHDN) is a digital input to the ON/OFF controller that causes the device to reset through a global shutdown event. The signal for SHDN typically comes from a temperatures sensor such as the MAX6642 that measures the internal die temperature of the AP. The SHDN polarity is factory-programmable with OTP (OTP\_SHDNAL) to be active high or active low with the appropriate internal pull-up/down. A system shutdown based on SHDN is recorded in the non-volatile power-off event recorder.

**SMPL, ALARM1, and ALARM2**

SMPL, ALARM1, and ALARM2 are signal generated from the RTC and used by the ON/OFF controller. See the [RTC](#) section for more information on these signals.

**MBATT\_OK and MBATTLOW**

MBATT\_OK and MBATTLOW are digital signals that come from the systems' main-battery monitor. MBATT\_OK gates several wakeup sources so that they cannot enable FPS0 and FPS1 until the battery is above the system undervoltage-lockout threshold ( $V_{MBATTUVLO}$ ). MBATTLOW prevents FPS0 and FPS1 from being enabled when the main-battery is below a programmed minimum voltage.

**Resource Power Mode****Table 3. LDO and Step-Down Resource Power Mode**

#	REGISTER BIT	INTERNAL SIGNAL	REGISTER BIT	REGISTER BIT	REGISTER BIT	ON/OFF	POWER MODE
#	FPSSRC_Lx = 0b11 or FPSSRC_SDx = 0b11	FPS_EN_SDx or FPS_EN_LDO	PWR_MD_SDx[1] or PWR_MD_LDOx[1]	PWR_MD_SDx[0] or PWR_MD_LDOx[0]	GLBL_LPM		
1	Y	x	0	0	x	OFF	OFF
2	Y	x	0	1	1	ON	Low power
3	Y	x	0	1	0	ON	Normal
4	Y	x	1	0	x	ON	Low power
5	Y	x	1	1	x	ON	Normal
6	N	1	0	0	x	OFF	OFF
7	N	1	0	1	1	ON	Low power
8	N	1	0	1	0	ON	Normal
9	N	1	1	0	x	ON	Low power
10	N	1	1	1	x	ON	Normal
11	N	0	x	x	x	OFF	OFF

**Table 4. 32k Resource Power Mode**

#	REGISTER BIT	REGISTER BIT	REGISTER BIT	ON/OFF	POWER MODE
#	PWR_MD_32K[1]	PWR_MD_32K[0]	LBL_LPM		
1	0	0	x	OFF	OFF
2	0	1	1	ON	Low-power mode
3	0	1	0	ON	Low-jitter mode (Normal mode)
4	1	0	x	ON	Low-power mode
5	1	1	x	ON	Low-jitter mode (Normal mode)

## Detailed Description—Flexible Power Supply (FPS)

### Power-Off Event Recorder

Several events within a MAX77714 based system can autonomously cause a power-off (i.e., global shutdown). The source of the power-down event is recorded in a register so that when the system's microprocessor powers on again it can determine the source of the previous power-off condition. Maxim recommends that as part of the software's initialization code, it checks the POERC register. This power-off event recorder register is non-volatile as long as the RTC's coin cell (BBATT) remains within its valid voltage range. Unlike most interrupt registers, the POERC register does not have a corresponding interrupt mask and status register. Additionally, it does not affect the nIRQ pin. No status register is provided since all POERC events result in a global shutdown which would subsequently reset any related status. Once a bit is set, the controller has to write a 1 to clear it.

### Flexible Power Sequencer (FPS)

The FPS allows each regulator to power-up under hardware or software control. Additionally, each regulator can power on independently or among a group of other regulators with an adjustable power-up and power-down delays (sequencing). GPIO0, GPIO1, GPIO2, and GPIO7 can be programmed to be part of a sequence allowing external regulators to be sequenced along with internal regulators. nRST\_IO can be programmed to be part of a sequence.

([Figure 10](#)) shows LDO0, LDO1, LDO2, and LDO3 powering up under the control of flexible power sequencer 2.

The time period between each sequencer event for power-up, power-down, sleep entry, and sleep exit can be configured by setting MSTR\_PU[2:0], MSTR\_PD[2:0], MSTR\_SLPENTY[2:0], and MSTR\_SLPEXT[2:0] respectively.

The flexible sequencing structure consists of two hardware enable inputs (EN0, EN1), and three master sequencing timers. Each master-sequencing timer is programmable through its configuration register to have a hardware enabled source or a software enabled source (CNFG\_GLBLx). When enabled/disabled the master-sequencing timer generates eight sequencing events. The time period between each event is programmable within the configuration register.

Each regulator, GPIO0, GPIO1, GPIO2, GPIO7 and nRST\_IO has a flexible-power-sequence slave register (FPS\_X) which allows its enable source to be specified as a flexible-power-sequence timer or a software bit. When a FPSSRCx specifies the enable source to be a flexible power sequencer, the power-up and power-down delays are configured by MSTR\_PU[2:0] and MSTR\_PD[2:0] and can be specified in that regulator's flexible-power-sequencer configuration register.

If any of the FPS hardware inputs (EN0, EN1) are not needed, connect them to ground. Grounding these inputs when they are not needed ensures that they do not accidentally turn on any voltage regulators—furthermore it improves the thermal impedance of the MAX77714 package.




Figure 10. Flexible Power Sequencer

## Features

- Two Sequencers
- Power-Up/Down Sequencing Control
- Eight Power-Up Sequence Time Slots
- Eight Power-Down Sequence Time Slots
- Adjustable Time Period Between Time Slots from 31 $\mu$ s to 3,904 $\mu$ s in Eight Binary Weighted Steps
- Sequence Enable/Disable can be Controlled by Hardware and Software
- Capable of Controlling:
  - All Regulators
  - GPIO0, GPIO1, GPIO2, and GPIO7
  - nRST<sub>\_IO</sub>

## FPS0

Flexible Power Sequencer 0 is the enable signal for the resources that need to be enabled when the AP is in its normal operating mode and its sleep mode. When the AP is in normal operating mode, both FPS0 and FPS1 are enabled.

**FPS1**

Flexible Power Sequencer 1 is the enable signal for the resources that need to be enabled when the AP is in its normal operating mode **and disabled when the AP is in sleep mode**. When the AP is in normal operating mode, both FPS0 and FPS1 are enabled.


**FPS Sequence Power-Up/Down**

Figure 11. FPS Sequence Power-Up/Down

---

MAX77714

# Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

## FPS Sequence Sleep Entry/Exit




Figure 12. FPS Sleep Entry/Exit

## Detailed Description—Step-Down Regulators (SD0–4A Output)

SD0 is a step-down converter with the following features:

- Programmable output voltage from 0.26V to 1.52V in 10mV steps.
- $\pm 2\%$  Initial output accuracy.
- Capable of 4A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high efficiency across load range.
- Programmable low-power-mode (LPM) to enable efficient low-power PMIC states.
- Programmable soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Capable of active discharge.
- Programmable brownout and over-voltage comparators.

## Active Discharge

- When the active discharge feature is enabled (SD0ADDIS = 0) and the step-down is disabled (either through I<sup>2</sup>C or by the sequencer), there is a 100Ω active discharge resistance that is enabled from the output to ground.

## Output Monitoring

SD0 has multiple ways of ensuring the health of its output.

- There is a programmable brownout monitor that sets an interrupt flag (SD0\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD0\_UV\_M mask bit is unmasked, this allows the brownout on the output of the step-down to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the brownout condition is not be asserted until the soft-start is complete. However, if the output capacitance is large enough, the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.
  - However, when the output voltage target is increased through I<sup>2</sup>C (write to SD0VOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target, a brownout condition is not triggered until the controlled ramp is complete.
- There is a programmable overvoltage monitor that sets an interrupt flag (SD0\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD0\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the step-down to initiate a power-down sequence and assert the nIRQ output.
  - However, when the output voltage target is decreased through I<sup>2</sup>C (write to SD0VOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target (if SD0FSREN = 1), an overvoltage condition is not triggered until the controlled ramp is complete. Note that if the controlled ramp for decreasing output voltage target is disabled (SD0FSREN = 0), then the over-voltage condition triggers and causes a power down sequence if unmasked (SD0\_OV\_M = 0). If this situation is expected, it is recommended to mask it by setting SD0\_OV\_M to 1.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, it is possible that the combination of the programmed soft-start ramp rate (SD0SSRAMP) and the output capacitance is such that it can cause the inductor current to reach the PMOS peak current limit.
  - Similarly, when the output voltage target is increased (by a write to SD0VOUT[6:0]) and the slew rate for dynamic voltage scaling is high enough (SD0SSRAMP), it can cause the inductor current to reach the PMOS peak current limit.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

## Enable and Power Mode Control

- SD0 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD0FPS register configures if it is part of the sequence, and the master and slots numbers that it is assigned to.
- The bits PWR\_MD\_SD0[1:0] control whether the step-down is in normal-power mode or low-power mode.
  - The step-down can be configured to dynamically transition to low-power mode when the PMIC transitions to the DevSlp state.
  - The step-down can also be forced to transition to low-power mode through an I<sup>2</sup>C command. See ([Table 3](#)) in the Resource Power Mode section for additional information.

## PCB Layout Guidelines

Careful circuit board layout is critical to achieve low-switching power losses and clean, stable operation.

When designing the PCB, follow these guidelines:

1. Place the inductor and output capacitor close to the device and keep the loop area of switching current small.
2. When wiring the high current paths, short and wide traces should be used. For example, the trace between LX and the inductor. The voltage on this node is switching very quickly and additional area creates more radiated emissions.
3. The ground loop for the input and output capacitor should be as small as possible.
4. AGND should be connected to PGND through a via. Connect DGND and AGND together at the return terminal of the output capacitor. Do not connect them anywhere else.
5. Keep the power traces and load connections short and wide. This practice is essential for high-efficiency.
6. The feedback pin should be routed away from the switching node to increase noise immunity. This pin is a high-impedance input which is highly noise sensitive.
7. When possible, ground planes and traces should be used to help shield the feedback signal and minimize noise and magnetic interference.

## Detailed Description—Step-Down Regulators (SD1–3A Output)

SD1 is a step-down converter with the following features:

- Programmable output voltage from 0.26V to 1.52V in 10mV steps.
- $\pm 2\%$  Initial output accuracy.
- Capable of 3A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high-efficiency across load range.
- Programmable low-power mode (LPM) to enable efficient low-power PMIC states.
- Programmable soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Capable of active discharge.
- Programmable brownout and over-voltage comparators.

## Active Discharge

- When the active discharge feature is enabled (SD1ADDIS = 0) and the step-down is disabled (either through I<sup>2</sup>C or by the sequencer), there is a 100 $\Omega$  active discharge resistance that is enabled from the output to ground.

## Output Monitoring

SD1 has multiple ways of ensuring the health of its output.

- There is a programmable brownout monitor that sets an interrupt flag (SD1\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD1\_UV\_M mask bit is unmasked, this allows the brownout on the output of the step-down to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the brownout condition is not asserted until the soft-start is complete. However, if the output capacitance is large enough, the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.
  - However, when the output voltage target is increased through I<sup>2</sup>C (write to SD1VOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target, a brownout condition is not triggered until the controlled ramp is complete.
- There is a programmable overvoltage monitor that sets an interrupt flag (SD\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD1\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the step-down to initiate a

power-down sequence and assert the nIRQ output.

- However, when the output voltage target is decreased through I<sup>2</sup>C (write to SDVOUT[6:0]) and the step-down converter is in the process of performing the controlled ramp to the new target (if SD1FSREN = 1), an overvoltage condition is not triggered until the controlled ramp is complete. Note that if the controlled ramp for decreasing output voltage target is disabled (SD1FSREN = 0), then the over-voltage condition triggers and could cause a power-down sequence if unmasked (SD1\_OV\_M = 0). If this situation is expected, it is recommended to mask it by setting SD1\_OV\_M to 1.
- When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, it is possible that the combination of the programmed soft-start ramp rate (SD1SSRAMP) and the output capacitance is such that it can cause the inductor current to reach the PMOS peak current limit.
- Similarly, when the output voltage target is increased (by a write to SD1VOUT[6:0]) and the slew rate for dynamic voltage scaling is high enough (SD1SSRAMP), it can cause the inductor current to reach the PMOS peak current limit.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

### Enable and Power Mode Control

- SD1 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD1FPS register configures if it is part of the sequence, and the master and slots numbers that it is assigned to.
- The bits PWR\_MD\_SD1[1:0] control whether the step-down is in normal-power mode or low-power mode.
  - The step-down can be configured to dynamically transition to low-power mode when the PMIC transitions to the DevSlp state.
  - The step-down can also be forced to transition to low-power mode through an I<sup>2</sup>C command. See ([Table 3](#)) in the *Resource Power Mode* section for additional information.

### Detailed Description—Step-Down Regulators (SD2/3–2A Output)

SD2 and SD3 are step-down converters with the following features:

- Programmable output voltage from 0.600V to 2.194V in 6.25mV steps for SD2.
- Programmable output voltage from 0.600V to 3.78V in 12.5mV steps for SD3.
- $\pm 2\%$  Initial output accuracy.
- Capable of 2A continuous output current.
- Capable of powering up into a prebiased output.
- Automatic transition from pulse-skipping mode to fixed-frequency mode to provide high-efficiency across load range.
- Programmable low-power mode (LPM) to enable efficient low-power PMIC states.
- Soft-start to minimize inrush current.
- Inductor current limits to limit power output to a short circuit or overload.
- Programmable brownout and over-voltage comparators.

### Output Monitoring

SD2 and SD3 have multiple ways of ensuring the health of their output.

- There is a programmable brownout monitor that sets an interrupt flag (SD2\_UV\_I/SD3\_UV\_I) when the output voltage falls below the programmed brownout threshold.
  - If the SD2\_UV\_M/SD3\_UV\_M mask bit is unmasked, this allows the brownout on the output of the step-down to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the step-down's control circuit attempts to ramp the output voltage as fast as possible to the target output (programmed by SDVOUT[7:0]/SD3VOUT[7:0]) limited only by the PMOS peak current limit. During this process of output voltage ramp, the brownout output is prevented from being triggered until the end of the soft-start period (determined by the specified ramp-up slew rate). However, if the output capacitance is large enough,

the soft-start process completes before the output reaches the rising UV threshold and thereby the UV interrupt would get set, although the output would eventually rise above the UV threshold.

- When the output voltage for SD2 or SD3 is increased through I<sup>2</sup>C (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) after they have been enabled, the step-down control circuit changes the output voltage target directly to the final value. In such a case, the brownout comparator provides an undervoltage assertion. If the undervoltage assertion is not masked by SD2\_UV\_M/SD3\_UV\_M, a power-down sequence occurs. If such a use case is foreseen, it is recommended to set the mask bits first and then change the output voltage. Alternatively, the change in output voltage should be done in small steps. Note that even if the mask bit is set, the corresponding interrupt bit is still set.
- Note that a load transient on the output of the step-down at a fast slew rate and a large magnitude has the capability to cause an output voltage droop that can cause the UV comparator to trip and flag an undervoltage event, if the brownout threshold is set high (such as 90%).
- There is a programmable overvoltage monitor that sets an interrupt flag (SD2\_OV\_I/SD3\_OV\_I) when the output voltage rises above the programmed overvoltage threshold.
  - If the SD2\_OV\_M/SD3\_OV\_M mask bit is unmasked, this allows the overvoltage on the output of the step-down to initiate a power-down sequence.
  - When the step-down is first enabled, either through I<sup>2</sup>C or by the sequencer, the step-down control circuit attempts to ramp the output voltage as fast as possible to the target output (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) limited only by the PMOS peak current limit. During this process of output voltage ramp, the over-voltage output is prevented from being triggered until the end of the soft-start period (determined by the specified ramp-up slew rate).
  - When the output voltage for SD2 or SD3 is increased through I<sup>2</sup>C (programmed by SD2VOUT[7:0]/SD3VOUT[7:0]) after they have been enabled, the step-down's control circuit changes the output voltage target directly to the final value. The step-down output voltage increases as a function of the output capacitance and load. In such a case, the over-voltage comparator provides an over-voltage assertion. If the overvoltage assertion is not masked by SD1\_OV\_M/SD1\_OV\_M, a power-down sequence occurs. If such a use case is foreseen, it is recommended to set the mask bits first and then change the output voltage. Alternatively, the change in output voltage should be done in small steps. Note that even if the mask bit is set, the corresponding interrupt bit is still set.
  - Note that a sudden load release with a high slew rate and magnitude has the potential to cause a momentary over-shoot on the output of the step-down that can trip the OV comparator output. If such use cases are expected, the OV threshold should be set as high as allowed.
- All of the above conditions have associated status bits that provide a real-time status of the condition.

### Enable and Power Mode Control

- SD2/3 can be enabled and disabled either by the flexible power sequencer or by I<sup>2</sup>C.
- The SD2FPS/SD3FPS registers configure if it they are part of the sequence, and the master and slots numbers that they are assigned to.
- The bits PWR\_MD\_SD2[1:0]/PWR\_MD\_SD3[1:0] control whether the step-down is in normal-power mode or low-power mode.
  - The step-down can be configured to dynamically transition to low-power mode when the PMIC transitions to the DevSlp state.
  - The step-down can also be forced to transition to low-power mode through an I<sup>2</sup>C command. See ([Table 3](#)) in the *Resource Power Mode* section for additional information.

### Active Discharge Resistor

SD2/3 have an active-discharge resistance that can be enabled and disabled with SDxADDIS. Enabling the active discharge feature helps ensure a complete and timely power-down of all system peripherals. The default condition of the active-discharge resistor feature is enabled, such that when the step-down converter is disabled, an internal 100Ω discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the step-down converter is enabled, the discharge resistor is disconnected from the output.

### Soft-Start

The SD2/3 regulators have a soft-start feature to limit the inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup ( $dV_{OUT\_SDx}/dt$ ).

During soft-start the output voltage for the regulator ramps at a fixed rate of 17mV/ $\mu$ s to its final value. The soft-start time( $\mu$ s) is calculated by  $V_{OUT\_SDx}/17mV$ .

If  $V_{OUT\_SDx} = 1.8V$ , the startup time is 105 $\mu$ s.

### Register and Reset Conditions

See the [PMIC Register](#) section for additional information.

## Detailed Description—150mA PMOS LDO (LDO2, LDO4, LDO5, LDO6)

The MAX77714 has nine linear regulators (LDOs).

The four NMOS regulators are capless designs that are stable with or without an output decoupling capacitor. Additionally, the PMOS regulators have adjustable compensation that allows for the use of remote output capacitors.

All regulators can be operated in low-power mode, where the no-load quiescent current drops to 1.5mA. In low-power mode, each output supports a maximum load of 5mA.

All regulators have an output voltage power-OK interrupt signal that is integrated into the MAX77714 interrupt architecture.

### Features and Benefits

- Nine Linear Regulators
  - General Performance
    - $\pm 3\%$  Output Accuracy LDOx and  $\pm 4.5\%$  for LDO4 (0.4V) Over Load/Line/Temperature
    - 50mV Dropout at Full Load
    - 63dB PSRR at 10kHz
    - 1.5mA Low-Power Mode
    - Short-Circuit and Thermal-Overload Protection
    - Dynamically Programmable Output Voltage
    - Power-OK Interrupt
    - Programmable Soft-Start Rate: 100mV/ $\mu$ s or 5mV/ $\mu$ s
  - Soft-Start into Prebiased Output
  - Four N-Channel Regulators (LDO0/1/7/8)
    - 0.8V to 5.5V Input Range
    - 29mA Quiescent Supply Current
    - No Output Capacitor Required in Normal Operating Mode (cap required for low-power mode)
  - Five Standard P-Channel Regulators (LDO2/3/4/5/6)
    - 1.7V to 5.5V Input Range
    - 20mA Quiescent Supply Current
    - Remote Capacitor Design with Register Adjustable Compensation to Optimize Transient Performance

**Simplified Block Diagram**

The nine LDOs of the MAX77714 are derived of five basic topologies as shown in ([Table 5](#)).

The PMOS regulators (PDRVx) operate and draw power from their power inputs (IN\_LDOxx), which have a minimum operating supply voltage of 1.7V (VIN\_LDOx). The control registers and some input circuitry operate from the main system supply (MBATT) and hold their contents when the regulator input voltage (VIN\_LDOx) drops to 0V.

The NMOS regulators (NDRVx) gate drive operates from the main system supply (MBATT), while the load current is provided by the regulator input (IN\_LDOxx). The input voltage (VIN\_LDOx) for the NMOS regulators extends down to 0.8V. To provide adequate gate drive for the NMOS output device, the NMOS output voltage should be more than 1.5V lower than the main system supply voltage (V<sub>MBATT</sub>). The control registers are also powered from MBATT.

NMOS regulators works into dropout with the VIN\_LDOx to V<sub>OUT\_LDOx</sub> voltage determined by  $I_{LOAD} \times R_{DO}$  where R<sub>DO</sub> is the dropout resistance (typically 200mW). As dropout voltage decreases (by reducing load) below 0.3V, the PSRR and load regulation degrades.

All PMOS regulators are compensated at their output and require a remote output capacitance large enough to prevent oscillation. The NMOS regulators are internally compensated, but an additional output capacitor can be added to improve immunity to high-frequency noise and allow stable low-power mode operation. See the [Output Capacitor Selection](#) section for additional information.

**Table 5. Basic LDO Topologies**

NAME	DESCRIPTION	LDO
PDRV1	Power Device: PMOS Output Current: 150mA	LDO2, LDO4, LDO5, LDO6
PDRV2	Power Device: PMOS Output Current: 300mA	LDO3
NDRV1	Power Device: NMOS Output Current: 150mA	LDO0, LDO1
NDRV2	Power Device: NMOS Output Current: 300mA	LDO8
NDRV3	Power Device: NMOS Output Current: 450mA	LDO7




Figure 13. Linear Regulator Functional Diagram

### Active-Discharge Resistor

Each linear regulator has an active-discharge resistor feature that can be enabled/disabled with  $ADE_{-}Lx_{-}$ . Enabling the active discharge feature helps ensure a complete and timely power-down of all system peripherals. The default condition of the active-discharge resistor feature is enabled so that whenever  $V_{MBATT}$  is below  $V_{MBATTUVLO}$  all regulators are disabled with their active-discharge resistors turned on. When  $V_{MBATT}$  is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

### Input Capacitor Selection

Sufficient input bypass capacitance is required for stable operation of the LDO. Choose an effective input bypass capacitance ( $C_{IN\_LDO}$ ) of at least  $1\mu F$  after derating. A  $2.2\mu F$  ceramic capacitor is sufficient for most use cases. Larger values of  $C_{IN\_LDO}$  improve the decoupling for the LDO regulator.

$C_{IN\_LDO}$  reduces the current peaks drawn from the battery or input power source during LDO regulator operation. The impedance of the input capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

As the case sizes of ceramic surface-mount capacitors decrease, their capacitance verses DC bias voltage characteristic becomes poor. Due to this characteristic, it is possible for 0603 case size capacitors to perform well while 0402 case size capacitors of the same value perform poorly. Consider the input capacitance value after initial tolerance, bias voltage, aging, and temperature derating. Maxim recommends a nominal capacitance value of  $1\mu F$  which, in 0402 case size, can derate to  $0.4\mu F$ .

### Output Capacitor Selection

Choose the output bypass capacitance ( $C_{OUT\_LDO}$ ) to be  $2.2\mu F$ . Larger values of  $C_{OUT\_LDO}$  improve PSRR and load transient performance but increases the input surge currents during soft-start and output voltage changes.

$C_{OUT\_LDO}$  is required to keep the LDO stable. The impedance of the output capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

As the case sizes of ceramic surface-mount capacitors decrease, their capacitance verses DC bias voltage characteristic becomes poor. Due to this characteristic, it is possible for 0603 case size capacitors to perform well while 0402 case size capacitors of the same value perform poorly. Consider the output capacitance value after initial tolerance, bias voltage, aging, and temperature derating. Maxim recommends a nominal capacitance value of  $2.2\mu F$  which, in 0402 case size, can derate to  $1.1\mu F$ .

### P-Channel Linear Regulator Output Capacitor

P-channel LDOs require an output capacitor to maintain stable output voltage regulation. Adjustable compensation allows for flexibility when designing the PCB and placing the output capacitor. The default compensation is factory programmable; additionally, the compensation is register adjustable when the LDO is off.

In many LDO designs, there is little-to-no flexibility in the physical placement of the output capacitor on the PCB. However, the LDO implementation within the device provides adjustable compensation for the p-channel LDOs. This adjustable compensation allows flexibility in the placement of the output capacitor on the PCB. However, as the output capacitor is placed farther from the device, slower compensation values are required to maintain stability; these slower compensation values decrease performance.

For optimum p-channel LDO performance, place the output capacitor as close to the LDO output as possible and program  $COMP\_Lx = 0b00$ . In situations where the full LDO performance is not required, the output capacitor can be placed farther away from the LDO output with slower compensation values. This option becomes especially useful when the LDO output capacitor can be eliminated and the load's local input capacitor becomes the only capacitance on the LDO output node.

**Warning:** The  $COMP\_Lx$  bits should only be changed when the LDO is disabled. If the compensation bits are changed when the LDO is enabled, the output voltage glitches as the compensation changes.

### N-Channel Linear Regulator Output Capacitor

N-channel LDOs technically do not require an output capacitor to maintain stable output voltage regulation if they are in normal mode (i.e., they can be capless). However, a n-channel LDO does require an output capacitor to maintain stable output voltage regulation in low-power mode. In either mode (normal or low-power), the LDO performs best with an output capacitor ( $C_{OUTx}$ ) as recommended in the [Output Capacitor Selection](#) section of the datasheet.

Note that the  $COMP\_Lx[1:0]$  bits for n-channel LDOs must be set to  $0b00$ .

## Bias

A small section of bias circuitry is required to be on when any of the LDOs are enabled. LDO enable signal from the FPS OR the L\_B\_EN from I<sup>2</sup>C enables the LDO bias circuits. In addition, whenever the LDO bias is enabled, the global bias for the MAX77714 is also enabled. The LDO bias circuitry takes t<sub>LBIAS</sub> to turn on. If the LDO bias circuit is off and an LDO is enabled, the total time before the output starts slewing up is t<sub>LBIAS</sub> + t<sub>LON</sub>. If the LDO bias is on and an LDO is enabled, the total time before the output starts slewing is t<sub>LON</sub>.

If the sequencing of a group of regulators is particularly important, it may be desirable to force the LDO bias to be on with the L\_B\_EN bit to ensure that the LDOs enable in a consistent manner with the shortest latency. Note that whenever L\_B\_EN is set, the global bias circuits and LDO bias circuits are enabled. The combined bias circuitry current is I<sub>QBIA</sub>. To ensure that the system always operates with the lowest quiescent current possible, it is a good idea to clear L\_B\_EN when it is not needed.

## LDO Power Modes

Linear regulators and step-down regulators have very similar power mode controls. Each linear regulator is independently controlled with PWR\_MD\_Lx[1:0] and each step-down regulator is independently controlled with PWR\_MD\_SDx[1:0]. In addition to enable and disable control, each linear regulator has a special low-power mode that reduces the quiescent current to 1.5 $\mu$ A. In low-power mode, each regulator supports a load of up to 5mA (I<sub>MAXxx</sub>). The load regulation performance degrades proportionally with the reduced load current.

Several usage options are available for low-power mode. To force individual regulators to low-power mode, set PWR\_MD\_Lx to 0b10. To force a group of regulators to enter and exit low-power mode in unison, set their individual PWR\_MD\_Lx\_bits to 0b10. When set for this “group and/or dynamic” low-power mode, the low-power mode is enabled when the global low-power mode signal is high. The global low-power mode signal is driven by the GBL\_LPM bit or through a GPIO0.

When a linear regulator is configured to be part of a flexible power sequence (FPSSRC\_Lx), the power mode bits (PWR\_MD\_Lx) are still used to configure low-power mode and normal-power mode, but the flexible power sequencer itself controls whether the regulator is enabled or disabled.

## Soft-Start and Dynamic Voltage Scaling (DVS)

The linear regulators have a programmable soft-start rate. When a linear regulator is enabled, the output voltage ramps to its final voltage at a slew rate of either 5mV/ms or 100mV/ms, depending on the state of the SS\_Lx bit. The 5mV/ms ramp rate limits the input inrush current to around 10mA on a 300mA regulator with a 2.2 $\mu$ F output capacitor and no load. The 100mV/ms ramp rate results in a 200mA inrush current on a 300mA regulator with a 2.2 $\mu$ F output capacitor and no load, but achieves regulation within 50ms. The soft-start ramp rate is also the rate of change at the output when changing dynamically between two output voltages while enabled (DVS). This includes both positive and negative output voltage transitions.

The LDO soft-start circuitry supports starting into a prebiased output. For example, if the output capacitor has an initial voltage of 0.4V when the regulator is enabled, the regulator gracefully increases the capacitor voltage to the required target voltage such as 1.2V. This is unlike other regulators without the start into prebias feature where they can force the output capacitor voltage to 0V before the soft-start ramp begins.

During a soft-start event or a DVS transition, the regulators output current increases by C<sub>OUT</sub> x dV/dt. In the event that the load current plus the additional current imposed by the soft-start or DVS transition, reach the regulator's current limit, the current limit is enforced. When the current limit is enforced, the advertised transition rate (dV/dt) does not occur.

## Power-OK (POK) Comparators for Linear Regulators

Each linear regulator includes a POK comparator. The POK comparator signals (POK\_Lx) indicate when each output has lost regulation (i.e., the output voltage is below V<sub>POKTHL</sub>). The POK signal has a 25 $\mu$ s noise immunity filter (t<sub>POKNFLDO</sub>).

When any of the POK signals (POK\_Lx) go low, a maskable interrupt is generated. POK is the only interrupt available for the device's LDOs. The block level LDO interrupt register is IRQ\_LVL2\_Lx and the top level LDO interrupt is IRQ\_LDO.

### Overvoltage Clamp

Each LDO has an overvoltage clamp that allows it to sink current when the output voltage is above its target voltage. This overvoltage clamp for a given LDO is disabled when that LDO is in low-power mode. If an LDO is in normal-power mode, then the overvoltage clamp is enabled/disabled with OVCLMP\_EN\_Lx (default enabled). The following bulleted list briefly describes three typical application scenarios that pertain to the overvoltage clamp.

**Warning:** If an LDO's overvoltage clamp is disabled (OVCLMP\_EN\_Lx = 0), the output loading is very low (<10 $\mu$ A), and the junction temperature of the device is hot (>70°C) the output voltage may rise above its regulation point.

Typical application scenarios for the overvoltage clamp:

- LDOs Load Leaking Current into the LDOs Output. Some LDO loads leak current into an LDO output during certain operating modes. This is typically seen with microprocessor loads. For example, a microprocessor with 3.3V, 2.5V, 1.8V, and 1.0V supply rails is running in standby mode. In this mode the higher voltage rails can leak currents of several millamps into the lower voltage rails. If the 1.0V rail is supplied by an LDO, the LDO output voltage rises based on the amount of leakage current. With the LDO overvoltage clamp enabled, when the output voltage rises above its target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the output voltage back within regulation.
- Negative Load Transient to 0A: When the LDO load current quickly ramps to 0A (i.e., 300mA to 0A load transient with 1 $\mu$ s transition time), the output voltage can overshoot (i.e., sore). Since the LDO cannot turn off its pass device with an intently fast load transition, the LDO output voltage overshoots. In this instance, when the output voltage sores above target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the output voltage back within regulation.
- Negative Dynamic Voltage Transition: When the LDO output target voltage is decreased (i.e., 1.2V to 0.8V) when the system loading is light, the energy in the output capacitor tends to hold the output voltage up. When the output voltage is above its target regulation voltage, the overvoltage clamp sinks current from the output capacitor, which brings the output voltage back within regulation.

### Nontypical Applications:

There are some nontypical applications for this overvoltage clamp that are not discussed.

- Two LDO outputs can be connected together to give one output with more current capability. In this case, you typically want one LDOs output voltage to be set 1LSB higher than the other LDO. The LDO with the lower output voltage should deactivate its overvoltage clamp.
- Similar to the above, a step-down and LDO output can be connected together to give more current. In this case, the LDO output should be set lower than the step-down so that the step-down delivers the bulk of the load current (i.e., step-down is more efficient). The LDO would only become active during transient conditions or high load condiditons. In this case, the LDO overvoltage clamp should be disabled.

## Detailed Description—GPIO

### GPIO

The MAX77714 has eight GPIO channels. It can be configured as GPO, GPI, and also has an ALT mode.

When configured as a general purpose output (GPO), the GPO is programmable to be push-pull or open-drain. When a GPIO is configured as a general purpose output, do not enable the internal pull-up or internal pull-down resistors which corresponds with that GPO.

When configured as a general purpose input (GPI), the GPI is programmable to have either a high-impedance, 100kΩ pulldown, or 100kΩ pullup. Additionally, interrupt inputs with programmable debounce timers are available.

The GPI edge(s) that triggers interrupts are selectable with REFE\_IRQx. When a GPI interrupt is enabled and the selected edge(s) are detected, EDGEx is set in the INT\_LVL2\_GPIO register and IRQ\_GPIO is set in the top-level interrupt register. If the top-level interrupt mask is cleared (IRQ\_GPIO), the external interrupt signal nIRQ is asserted.

### Alternate Mode

In addition to the GPO and GPI configurations, each GPIO has an alternate mode.

When a GPIO is in an alternate mode device may internally force the direction (i.e., output or input) and/or logic level of the GPIO. However, other options such as debounce times and rising/falling edge triggered interrupt settings are still valid in alternate mode.

**Table 6. GPIO Alternate Modes**

GPIOx	ALTERNATE MODES
GPIO0	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO1	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO2	Active-High, Open-Drain, Flexible Power Sequencer Output
GPIO3	ACOK input
GPIO4	32kHz Output (32K_OUT0)
GPIO5	32kHz Output (32K_OUT1)
GPIO6	32kHz Output (32K_OUT2)
GPIO7	Active-High, Open-Drain, Flexible Power Sequencer Output

### Features and Benefits

- Eight GPIO
- MBATT and GPIO\_INB Input Power Sources
  - Four GPIOs per input
  - Input Voltage Range from 1.7V to 5.5V
- GPI
  - GPI to ACOK
  - GPI
  - Flexible Edge Trigger Support
  - Selectable Debounce Time
  - Optional pullup/pulldown
- GPO
  - Push-Pull
  - Open-Drain
  - Four GPO programmable to Flexible Power Sequencer

- Three GPO to 32kHz Output Option
- 12mA Sink Current Allows for LED Drive

**GPIO Programming Matrix****Table 7. GPIO Programming Matrix**

GPIOx GPI									
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	DIx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPI	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	0	0	0
GPI with Internal Pullup	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	1	0	0
GPI with Internal Pulldown	Debounce Times	Interrupt Options	1	Input Logic Level	1 = GPI	0	0	1	0
GPIOx GPO									
GPO Push-Pull	0	0	Output Logic Level	0	0 = GPO	1 = push-pull	0	0	0
GPO Open-Drain	0	0	Output Logic Level	0	0 = GPO	0 = open-drain	0	0	0
GPIO0/1/2/7 Alternative Mode Active-High Flexible Power Sequencer Output									
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	DIx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPO Flexible Power Sequencer Output, Push-Pull	0	0	set by FPS	0	0	1 = push-pull	0	0	1
GPO Flexible Power Sequencer Output, Open-Drain	0	0	set by FPS	0	0	0 = open-drain	0	0	1
GPIO4/5/6 Alternative Mode 32kHz Output (32K_OUT1)									
Comment	DBNCx[1:0]	REFE_IRQx[1:0]	DOx	DIx	DIRx	PPDRVx	PUEx	PDEx	AMEx
GPO 32kHz Output, Push-Pull	0	0	set by XIN	0	0	1 = push-pull	0	0	1
GPO 32kHz Output, Open-Drain	0	0	set by XIN	0	0	0 = open-drain	0	0	1
GPIO3 Alternative Mode ACOK (Level Triggered)									
Comment	DBNC3[1:0]	REFE_IRQx[1:0]	DO3	DI3	DIR3	PPDRV3	PUE3	PDE3	AME3
GPI	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	0	0	1
GPI with Internal Pullup	Debounce Times	Interrupt Options	0	Input Logic Level	1 = GPI	0	1	0	1

**Table 7. GPIO Programming Matrix (continued)**

GPI with Internal Pulldown	Debounce Times	Interrupt Options	1	Input Logic Level	1 = GPI	0	0	1	1
----------------------------	----------------	-------------------	---	-------------------	---------	---	---	---	---

**Detailed Description—32kHz Oscillator**

The MAX77714 provides a 32kHz clock signal for the real-time clock and the central state machine. The 32kHz clock signal is derived from either an external 32kHz crystal or an external 32kHz clock source.

**Features: 32kHz Oscillator**

- Low-jitter mode reduces cycle-to-cycle jitter to 15ns
- Low-power mode lowers power consumption
- Dedicated clock output, additional outputs selectable as GPIO alternate modes
- Allows use of board-mounted crystal ballast capacitors or on-chip crystal ballast capacitors
- Internal ballast capacitor options support 6.5pF, 7.5pF, and 12.5pF crystals
- Bypass mode supports external clock input
- Backup silicon oscillator allows continued functionality if crystal fails

**Operation Modes**

The MAX77714 32kHz oscillator supports two hardware configurations, selectable by an OTP option. In normal mode, the oscillator drives an external crystal to derive a 32kHz clock signal. In bypass mode, the oscillator accepts a 32kHz square wave from an external clock source. CRYSTAL\_CONFIG indicates the active operation mode.

In bypass mode, the oscillator buffers and passes through the input clock. The frequency detector detects abnormally low or high frequencies (below fDET\_MIN and above fDET\_MAX), but does not consider duty cycle or jitter.




Figure 14. Block Diagram—32kHz Normal-Mode Operation

### Low-Jitter Mode and Low-Power Mode

The crystal driver features two modes of operation: low-power mode and low-jitter mode. In low-jitter mode, the crystal driver current consumption is 24 $\mu$ A which allows for 15ns cycle-to-cycle jitter (tJIT\_LPM) and duty cycle between 45% and 55%. In low-power mode, the crystal driver current consumption is low (IOSC\_LPM, 1.5 $\mu$ A) which corresponds to an increased cycle-to-cycle jitter and wider duty cycle (40% to 60%).

Power mode control is independently managed by the ON/OFF Controller based on the system state (ACTIVE, HIBERNATE, and STANDBY). When a system state transition occurs, the crystal driver automatically changes power mode as configured with 32K\_LJ\_x.

### Internal Ballast Capacitors

The crystal driver has four options for internal ballast capacitance, selectable with an OTP option (32KLOAD\_OTP). (Table 8) shows the total crystal load capacitance (internal and external) for common configurations. XIN and XOUT typically have 3pf of parasitic capacitance each (C<sub>PAR</sub>) which factors in the total load capacitance calculation. For any internal and external load capacitance configuration, C<sub>LOAD</sub> can be calculated using the formula C<sub>LOAD</sub> = (C<sub>INT</sub> + C<sub>EXT</sub> + C<sub>PAR</sub>) / 2.

For prototyping purposes, the internal load capacitance can be changed using test register access. Changing the internal load capacitance while the system is in operation is not recommended.

**Table 8. 32kHz Crystal Oscillator Load Capacitance**

32KLOAD	PARASITIC CAPACITANCE FROM XIN TO GND and XOUT TO GND ( $C_{PAR}$ )	INTERNAL LOAD CAPACITANCE FROM XIN TO GND AND XOUT TO GND ( $C_{INT}$ )	EXTERNAL LOAD CAPACITANCE FROM XIN TO GND AND XOUT TO GND ( $C_{EXT}$ )	TOTAL LOAD CAPACITANCE ON THE CRYSTAL ( $C_{LOAD}$ )
0b00	3pF	None	10pF	6.5pF
0b00	3pF	None	12pF	7.5pF
0b00	3pF	None	22pF	12.5pF
0b01	3pF	10pF	None	6.5pF
0b10	3pF	12pF	None	7.5pF
0b11	3pF	22pF	None	12.5pF

### Buffered Output

The oscillator clocks a dedicated 32kHz buffered output (32KOUT) which provides a low-jitter 32kHz clock source to the system. The buffer is configurable to be either a push-pull, or open-drain output stage. The supply for the push-pull output stage is configurable to be one of three voltage rails: LDO12, BUCK3 or LSW1 (V32KOUT). For the buffered output to meet the low-jitter spec (t-JIT\_LPM), the following conditions must be satisfied:

- The primary oscillator must generate the 32kHz clock (32KSOURCE = 0).
- If a crystal is used (normal mode), the oscillator must be configured for low-jitter operation.
- If an external clock is used (bypass mode), the external clock must meet the low-jitter spec.
- The buffer must be configured for the push-pull output stage.

Additional 32kHz outputs are available from GPIO alternative modes; see the [GPIO](#) section for more information.

The FBB3 and LSW1 supply inputs to the buffer can be unpowered when their respective inputs are disabled. In such cases, the unpowered inputs are not backpowered from the powered inputs. Before enabling the buffer (EN32KOUT = 1), the selected supply must have reached its programmed output voltage; otherwise, runt pulses may appear at 32KOUT.

### Silicon Oscillator

The MAX77714 includes a silicon oscillator which permits continued system operation in the event that the crystal oscillator fails. The silicon oscillator has reduced accuracy and higher jitter than a crystal oscillator and is not suitable for timekeeping or applications requiring low jitter; however, it offers greater reliability than the crystal oscillator and is sufficiently accurate for continued operation of device's core functionality.

During normal operation, the device derives its 32kHz clock from the crystal oscillator or internal silicon oscillator depending on the oscillator OTP selection. There are two conditions that cause it to use the silicon oscillator instead: if the crystal oscillator fails to start up in a timely manner, or if it fails during operation. The latter case results in an asynchronous reset of all registers in the device. In both cases, the device generates an interrupt (XTAL\_FAIL\_I) to notify the AP that a crystal fault caused the device to start up and operate using the silicon oscillator.

Once the system is operating with the silicon oscillator, software can periodically check XOSCOK to see if the crystal has restabilized. If software determines that the crystal is stable enough to use, it can set XOSC\_RETRY to initiate a glitchless transition back to the crystal oscillator. If the crystal oscillator is not OK (XOSCOK = 0), the transition does not occur.




Figure 15. Flow Chart—Silicon Oscillator

## Detailed Description—Backup Battery Charger

The backup battery charger is a constant voltage (CV) and constant current (CC) style charger with a series output resistance. The backup battery charger is enabled and disabled with BBCEN. The charge current, charger voltage, output current, and output resistance are adjustable with the CNFG\_BBC register. The backup battery charger is suitable for the following types of backup cells:

- Super capacitor (a.k.a., gold cap, double-layer electrolytic)
- Standard capacitors (tantalum, electrolytic, ceramic)
- Rechargeable lithium manganese cells

### Features

- 800 $\mu$ A maximum CC-CV backup battery charger.
- 2.5V to 3.5V adjustable backup battery setting with  $\pm 3\%$  tolerance.
- Seamless transition of RTC supply from V<sub>MBATT</sub> to V<sub>BBATT</sub> when V<sub>MBATT</sub> drops below V<sub>MBATT\_UVLO</sub> threshold.

## Detailed Description—Real-Time Clock (RTC)

The real-time clock (RTC) is responsible for keeping track of the time. It records seconds, minutes, hours, days, months, and years with a calendar structure that accounts for leap years. The RTC is further equipped with two alarms and has a host of maskable capabilities.

Through a set of configuration registers, various modes of operation are possible. RTC supports both “Binary”, and “Binary Coded Decimal”, and supports features such as AM/PM, and 24/12 modes of operation. Additional sudden momentary power loss (SMPL) is available.

### Features

- Gregorian Calendar with Leap Year Correction
- Two Alarms
- Maskable Interrupts
  - 1s and 60s
  - Alarm 1 & 2
  - SMPL
- Binary and BCD Modes
- 12/24 Hour Modes
- Sudden Momentary Power Loss (SMPL)
- Double Buffered Read/Write Registers Allows Asynchronous Register Access
- Operates down to 1.71V

### Writing to RTC

In order to safely write to various registers on-board the RTC, all RTC registers (except RTCINT register, bit 0 of UPDATE0 register, and bit 4 of UPDATE0 register) have a corresponding “Write Buffer”. When the user writes to the RTC, the user is actually performing a write to these “Write Buffers”. Therefore, in writing to RTC there are two steps needed to update a particular register or set of registers:

1. User writes desired value(s) to the register(s) located between 0x01 and 0x24. Behind the scene, only the “Write Buffers” are updated with these new values.
2. The user then writes a 1 to UDR bit 0 of the “UPDATE0 Register” at address 0x04 to transfer the modified “Write Buffers” to the corresponding time registers.

The logic subsequently would perform a transfer of data from Write Buffers to the actual registers and then clears the “UDR” bit automatically as well as clearing the Write Buffers (marking them as not modified).

Under the hood, the logic first does a double synchronization of the UDR bit to the 32.768kHz clock before using it as an enable bit to transfer from Write buffers to the actual registers thus allowing a safe update of these two unsynchronized clock events.

**Example 1.** Pseudo code for setting clock to Saturday, Jan 01, 2011, 1:00:00 PM

```
Set RTCCNTL to 0x01      //12hr mode, BCD mode
Set RTCUPDATE0 to 0x01  //transfer RTCCNTL modification to RTC
Set RTCSEC to 0x00      //0 second
Set RTCMIN to 0x00      //0 minute
Set RTCHOUR to 0x41     //1 PM
Set RTCDOW to 0x40      //Saturday
Set RTCMONTH to 0x01    //January
Set RTCYEAR to 0x11      //11
Set RTCDOM to 0x01      //First
Set RTCUPDATE0 to 0x01  //transfer write buffers to counters
```

Wait 16 ms for write to complete

Set RTCSEC to 0x... //new write

**Example 2.** Pseudo code for setting ALARM1 to every Wednesday at 7:30:00 AM:

Set RTCCNTL to 0x01 //12hr mode, BCD mode

Set RTCUPDATE0 to 0x01 //transfer RTCCNTL modification to RTC

Set RTCSECA1 to 0x80 //0 sec, enabled

Set RTCMINA1 to 0xB0 //30 minute, enabled

Set RTCHOURA1 to 0x87 //7 AM, enabled

Set RTCDOWA1 to 0x08 //Wednesday, enabled

Set RTCMONTHA1 to 0x00 //Disabled

Set RTCYEARA1 to 0x00 //Disabled

Set RTCDOMA1 to 0x00 //Disabled

Set RTCUPDATE0 to 0x01 //transfer write buffers to counters

Wait 16ms for write to complete

Set RTCSEC to 0x... //new write

## Reading from RTC

Corresponding to most timing registers are a series of Read Buffers.

In order to safely read from various registers on-board the RTC, all RTC registers (except RTCINT register and bit 0 and 4 of UPDATE0 Register) have a corresponding Read Buffer. When the user reads from the RTC, the user is actually performing a read from the Read Buffers. Therefore, there are two steps needed to read a particular register or set of registers:

1. The user writes a 1 to RBUDR bit 4 of the UPDATE0 Register at address 0x04 to transfer most timing registers to the Read Buffers. Behind the scene, the Read Buffers are updated.
2. The user then reads from the desired register location.

After step 1, the logic subsequently performs a transfer of data from the actual registers to the Read Buffers and then clears the RBUDR bit.

The logic first does a double synchronization of the RBUDR bit to the 32.768 kHz clock before using it as a clock (RBUDR\_sync) to transfer from the actual registers to the Read Buffers, thus allowing a safe update of these 2 unsynchronized clock events.

**Example 3.** Pseudo code for reading the time:

Set RTCUPDATE0 to 0x10 //transfer timekeeper counters to read buffers

Wait 16ms for read to complete

Read RTCSEC //second

Read RTCMIN //minute

Read RTCHOUR //hour

Read RTCDOW //Day of Week

Read RTCMONTH //Month

Read RTCYEAR //Year

Read RTCDOM //Day of Month

**Example 4.** Pseudo code for reading ALARM1 setting:

Set RTCUPDATE0 to 0x10 // transfer timekeeper counters to read buffers

Wait 16ms for read to complete

Read RTCSECA1	//sec
Read RTCMINA1	//minute
Read RTCHOURA1	//hour
Read RTCDOWA1	//Day of Week
Read RTCMONTHA1	//Month
Read RTCYEARA1	//Year
Read RTCDOMA1	//Day of Month

### Sudden Momentary Power Loss (SMPL)

The SMPL function allows the system to recover if power is briefly lost due to a poor battery connection. If  $V_{MBATT}$  falls below and returns above the UVLO threshold within the SMPL timer threshold (SMPLT[1:0]) and SMPL is enabled (SMPL\_EN = 1), SMPL initiates a power-up sequence and the SMPL interrupt bit is set. If the SMPL timer expires before  $V_{MBATT}$  returns, the SMPL enable bit is automatically cleared in order to prevent power-up on subsequent SMPL events.

To ensure proper operation of the SMPL state machine, initialization software should clear and set SMPL\_EN after each power on event.

## Detailed Description—I<sup>2</sup>C Interface

### I<sup>2</sup>C Slave Address

The device implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with a slave device by issuing a START condition followed by the slave address. The device responds to its two slave addresses; all other slave addresses are not acknowledged by the device, (optional) with the exception of the General Call address (Software Reset option).

**Table 9. MAX77714 Slave Addresses**

OTP_I2CADDR[1:0]	RTC SLAVE ADDRESS WRITE	RTC SLAVE ADDRESS READ	PMIC/GPIO SLAVE ADDRESS WRITE	PMIC/GPIO SLAVE ADDRESS READ
0b00	0x90, 0b1001_0000	0x91, 0b1001_0001	0x38, 0b0011_1000	0x39, 0b0011_1001
0b01	0x94, 0b1001_0100	0x95, 0b1001_0101	0x3C, 0b0011_1100	0x3D, 0b0011_1101
0b10	0x0D, 0b1101_0000	0xD1, 0b1101_0001	0x78, 0b0111_1000	0x79, 0b0111_1001
0b11	0xD4, 0b1101_0100	0xD5, 0b1101_0101	0x7C, 0b0111_1100	0x7D, 0b0111_1101

## Register Map

## RTC

ADDRESS	NAME	MSB							LSB											
<b>RTC_FUNC</b>																				
0x00	<a href="#">RTCINT[7:0]</a>	RSVD	RSVD	RSVD	RTC1S	SMPL	RTCA2	RTCA1	RTC60S											
0x01	<a href="#">RTCINTM[7:0]</a>	RSVD	RSVD	RSVD	RTC1SM	SMPLM	RTCA2M	RTCA1M	RTC60S M											
0x02	<a href="#">RTCCNTLM[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMOD EM	BCDM											
0x03	<a href="#">RTCCNTL[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMOD E	BCD											
0x04	<a href="#">RTCUPDATE0[7:0]</a>	RSVD	RSVD	RSVD	RBUDR	RSVD	FREEZE _SEC	FCUR	UDR											
0x05	<a href="#">RTCUPDATE1[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RBUDF	UDF											
0x06	<a href="#">RTCSMPL[7:0]</a>	SMPL_E N	RSVD	RSVD	RSVD	SMPLT[1:0]		RSVD	RSVD											
0x07	<a href="#">RTCSEC[7:0]</a>	RSVD	SEC[6:0]																	
0x08	<a href="#">RTCMIN[7:0]</a>	RSVD	MIN[6:0]																	
0x09	<a href="#">RTCHOUR[7:0]</a>	RSVD	AMPM	HOUR[5:0]																
0x0A	<a href="#">RTCDOW[7:0]</a>	RSVD	SAT	FRI	THU	WED	TUE	MON	SUN											
0x0B	<a href="#">RTCMONTH[7:0]</a>	RSVD	RSVD	RSVD	MONTH[4:0]															
0x0C	<a href="#">RTCYEAR[7:0]</a>	YEAR[7:0]																		
0x0D	<a href="#">RTCDOM[7:0]</a>	RSVD	RSVD	DAY[5:0]																
0x0E	<a href="#">RTCSECA1[7:0]</a>	AESECA 1	SECA1[6:0]																	
0x0F	<a href="#">RTCMINA1[7:0]</a>	AEMINA 1	MINA1[6:0]																	
0x10	<a href="#">RTCHOURA1[7:0]</a>	AEHOU RA1	AMPMA 1	HOURA1[5:0]																
0x11	<a href="#">RTCDOWA1[7:0]</a>	AEDOW A1	SATA1	FRIA1	THUA1	WEDA1	TUEA1	MONA1	SUNA1											
0x12	<a href="#">RTCMONTHA1[7:0]</a>	AEMON A1	RSVD	RSVD	MONTHA1[4:0]															
0x13	<a href="#">RTCYEARA1[7:0]</a>	AEYEAR A1	YEARA1[6:0]																	
0x14	<a href="#">RTCDOMA1[7:0]</a>	AEDOM A1	RSVD	DAYA1[5:0]																
0x15	<a href="#">RTCSECA2[7:0]</a>	AESECA 2	SECA2[6:0]																	
0x16	<a href="#">RTCMINA2[7:0]</a>	AEMINA 2	MINA2[6:0]																	
0x17	<a href="#">RTCHOURA2[7:0]</a>	AEHOU RA2	AMPMA 2	HOURA2[5:0]																
0x18	<a href="#">RTCDOWA2[7:0]</a>	AEDOW A2	SATA2	FRIA2	THUA2	WEDA2	TUEA2	MONA2	SUNA2											

ADDRESS	NAME	MSB							LSB	
0x19	<a href="#">RTCMONTHA2[7:0]</a>	AEMON A2	RSVD	RSVD	MONTHA2[4:0]					
0x1A	<a href="#">RTCYEARA2[7:0]</a>	AEYEAR A2	YEARA2[6:0]							
0x1B	<a href="#">RTCDOMA2[7:0]</a>	AEDOM A2	RSVD	DAYA2[5:0]						
0x25	<a href="#">RTC_TIME_OK[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RTC_TIME_OK	

## Register Details

### [RTCINT \(0x00\)](#)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RTC1S	SMPL	RTCA2	RTCA1	RTC60S
<b>Reset</b>	0b0	0x0						
<b>Access Type</b>	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.	
RTC1S	4	RTC Periodic 1 Second Timer Expired Interrupt 0b0 = 1s Timer did not expire 0b1 = 1s Time expired	
SMPL	3	SMPL Event Interrupt	0: No Interrupt 1: Interrupt
RTCA2	2	RTC Alarm 2 Interrupt 0b0 = No interrupt 0b1 = Interrupt	
RTCA1	1	RTC Alarm 1 Interrupt 0b0 = No interrupt 0b1 = Interrupt	
RTC60S	0	RTC 60 Second Timer Expired Interrupt 0b0 = 60s Timer did not expire 0b1 = 60s Timer expired	

### [RTCINTM \(0x01\)](#)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RTC1SM	SMPLM	RTCA2M	RTCA1M	RTC60SM
<b>Reset</b>	0b0	0b0	0x0	0b1	0b1	0b1	0b1	0b1
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
RTC1SM	4	RTC Periodic 1 Second Timer Expired Interrupt MASK 0b0 = Not Masked 0b1 = Masked
SMPLM	3	SMPL Event Interrupt 0b0 = Not Masked 0b1 = Masked
RTCA2M	2	RTC Alarm 2 Interrupt 0b0 = Not Masked 0b1 = Masked
RTCA1M	1	RTC Alarm 1 Interrupt 0b0 = Not Masked 0b1 = Masked
RTC60SM	0	RTC 60 Second Timer Expired Interrupt 0b0 = Not Masked 0b1 = Masked

RTCCNTLM (0x02)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMODEM	BCDM
Reset	0b0	0b0	0x0	0b0	0b0	0b0	0b1	0b1
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	4	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	3	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	2	There is no physical bit at this location. Write to 0. Reads are don't care.	
HRMODEM	1	Access Control of HRMODE Bit in Register RTCCNTL 0b0 = Writes to Bit 1 (HRMODE) of register address 0x03 (RTCCNTL) is not allowed. 0b1 = Writes to Bit 1 (HRMODE) of register address 0x03 (RTCCNTL) is allowed.	0 1: Writes to Bit 0 (HRMODE) of register address 0x03 (RTCCNTL) is allowed.

BITFIELD	BITS	DESCRIPTION	DECODE
BCDM	0	Access Control of BCD Bit in Register RTCCNTL  0b0 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is not allowed. 0b1 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is allowed.	0: Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is not allowed. 1: Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) is allowed.

**RTCCNTL (0x03)**

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	HRMODE	BCD
Reset	0b0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	4	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	3	There is no physical bit at this location. Write to 0. Reads are don't care.	
RSVD	2	There is no physical bit at this location. Write to 0. Reads are don't care.	
HRMODE	1	Hour Format Control  Note that AMPM bit defined for the HOUR or HOURA register only makes sense for the 12-hour mode as the 24-hour mode already has AM/PM implied.  0b0 = 12-Hour mode 0b1 = 24-Hour mode  If HRMODEM = 0, writes to HRMODE are not allowed. When switching between 12-hour and 24-hour mode, the registers do not automatically update. User must reprogram all registers.	

BITFIELD	BITS	DESCRIPTION	DECODE
BCD	0	<p>Data Mode for Time and Calendar Updates</p> <p>0b0 = Binary 0b1 = Binary Coded Decimal (BCD)</p> <p>If BCDM = 0 writes to BCD are not allowed.</p> <p>When switching between binary and BCD, the time contents are no longer valid and must be reinitialized.</p>	<p>0: Binary 1: Binary Coded Decimal (BCD)</p>

**RTCUPDATE0 (0x04)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RBUDR	RSVD	FREEZE_SEC	FCUR	UDR
<b>Reset</b>	0b0	0b0	0b0	0b0	0b1	0b0	0b1	0b0
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
RBUDR	4	<p>Access control to update RTC registers by transferring data from the actual registers to the Read Buffers.</p> <p>0b0 = No action 0b1 = Update Read Buffers</p> <p>Typical transfer time from timekeeper counters to read is 15ms after RBUDR is set.</p> <p>RBUDR is internally cleared after the registers data has been transferred.</p>
RSVD	3	There is no physical bit at this location. Write to 0. Reads are don't care.
FREEZE_SEC	2	<p>This bit freezes the SEC counter from incrementing.</p> <p>0b0 = SEC counter increments normally 0b1 = SEC counter stops incrementing, which stops all subsequent registers in the timer string (MIN, HOUR, DAY, etc.). This setting effectively stops the clock.</p>
FCUR	1	<p>Flags Cleared Upon Read Control Bit</p> <p>0b0 = User must write 0 to clear UDF and RBUDF 0b1 = UDF and RBUDF cleared upon read</p>
UDR	0	<p>Access control to update RTC registers by transferring data from the Write Buffers to the actual registers.</p> <p>0b0 = No action 0b1 = Update register</p> <p>Typical transfer time from Write Buffers to the timekeeper counters is 15ms after UDR is set.</p> <p>UDR is internally cleared after the registers data has been transferred.</p>

**RTCUPDATE1 (0x05)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RBUDF	UDF
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	0b1	0b0
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPTION					
RSVD	7		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	6		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	5		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	4		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	3		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	2		There is no physical bit at this location. Write to 0. Reads are don't care.					
RBUDF	1		<p>This bit is an Update Flag that indicates when an actual transfer of data from the actual registers to Read Buffers occurs. When this bit is 1, then the user can initiate a new read operation, otherwise it is not safe to do so.</p> <p>0b0 = Update not done 0b1 = Update done</p> <p>Typical update time is 15ms after the RBUDR bit is set. If FCUR bit (RTCUPDATE0 register) is 1, this bit is automatically cleared after a read operation. If FCUR is 0, the user must write a 0 to clear it.</p>					
UDF	0		<p>This bit is an Update Flag that indicates when an actual transfer of data from the Write Buffers to the corresponding register occurs. When this bit is 1, then the user can initiate a new write operation, otherwise it is not safe to do so.</p> <p>0b0 = Update not done 0b1 = Update done</p> <p>Typical update time is 15ms after the UDR bit is set. If FCUR bit (RTCUPDATE0 register) is 1, this bit is automatically cleared after a read operation. If FCUR is 0, the user must write a 0 to clear it.</p>					

**RTCSMPL (0x06)**

BIT	7	6	5	4	3	2	1	0		
<b>Field</b>	SMPL_EN	RSVD	RSVD	RSVD	SMPLT[1:0]		RSVD	RSVD		
<b>Reset</b>	0b0	0b0	0b0	0b0	0b00		0b0	0b0		
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read	Write, Read		
BITFIELD	BITS		DESCRIPTION							
SMPL_EN	7		<p>SMPL Feature Enable Control 0b0 = SMPL Disabled 0b1 = SMPL Enabled</p>							
RSVD	6		There is no physical bit at this location. Write to 0. Reads are don't care.							
RSVD	5		There is no physical bit at this location. Write to 0. Reads are don't care.							
RSVD	4		There is no physical bit at this location. Write to 0. Reads are don't care.							

**MAX77714**

**Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications**

BITFIELD		BITS		DESCRIPTION					
SMPLT		3:2		Sets the SMPL Timer Threshold 0b00 = 0.5s 0b01 = 1.0s 0b10 = 1.5s 0b11 = 2.0s					
RSVD		1		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD		0		There is no physical bit at this location. Write to 0. Reads are don't care.					

**RTCSEC (0x07)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	SEC[6:0]						
<b>Reset</b>	0b0	0b00000000						
<b>Access Type</b>	Write, Read	Write, Read						

BITFIELD		BITS		DESCRIPTION					
RSVD		7		There is no physical bit at this location. Write to 0. Reads are don't care.					
SEC		6:0		RTC Seconds Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.					

**RTCMIN (0x08)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	MIN[6:0]						
<b>Reset</b>	0b0	0b0000000						
<b>Access Type</b>	Write, Read	Write, Read						

BITFIELD		BITS		DESCRIPTION					
RSVD		7		There is no physical bit at this location. Write to 0. Reads are don't care.					
MIN		6:0		RTC Minutes Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.					

**RTCHOUR (0x09)**

BIT	7	6	5	4	3	2	1	0	
<b>Field</b>	RSVD	AMPM	HOUR[5:0]						
<b>Reset</b>	0b0	0b0	0b000000						
<b>Access Type</b>	Write, Read	Write, Read	Write, Read						
BITFIELD		BITS		DESCRIPTION					
RSVD		7		There is no physical bit at this location. Write to 0. Reads are don't care.					

BITFIELD	BITS	DESCRIPTION
AMPM	6	<p>AM/PM Selection. AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care.</p> <p>0b0 = AM 0b1 = PM</p>
HOUR	5:0	<p>RTC Hours Counter Register</p> <p>Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit:</p> <ul style="list-style-type: none"> <li>If HRMODE = 1 (24-Hour Mode) <ul style="list-style-type: none"> <li>Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> </ul> </li> <li>If HRMODE = 0 (12-Hour Mode) <ul style="list-style-type: none"> <li>Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 12).</li> </ul> </li> </ul>

RTCDOW (0x0A)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	SAT	FRI	THU	WED	TUE	MON	SUN
<b>Reset</b>	0b0	0b1						
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
SAT	6	Bits B6 through B0 each represent one day of the week. As such, only one bit is set at a time. B[6:0] = 100_0000 represents Saturday
FRI	5	B[6:0] = 010_0000 represents Friday
THU	4	B[6:0] = 001_0000 represents Thursday
WED	3	B[6:0] = 000_1000 represents Wednesday
TUE	2	B[6:0] = 000_0100 represents Tuesday
MON	1	B[6:0] = 000_0010 represents Monday
SUN	0	B[6:0] = 000_0001 represents Sunday

RTCMONTH (0x0B)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	MONTH[4:0]				
<b>Reset</b>	0b0	0b0	0b0	0b00001				
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read				

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
MONTH	4:0	RTC Months Counter Register In Binary format (BCD = 0), valid values for B4 through B0 are 1 through 12. In BCD format (BCD = 1), valid data for B4 is either 0 or 1, and valid data for B3 through B0 are 0 through 9 (the full value in BCD format does not exceed 12 and must be greater than zero).

**RTCYEAR (0x0C)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	YEAR[7:0]							
<b>Reset</b>	0b00000000							
<b>Access Type</b>	Write, Read							
BITFIELD	BITS		DESCRIPTION					
YEAR	7:0		RTC Years Counter Register In Binary format (BCD = 0), valid values for B7 through B0 are 0 through 99. In BCD format (BCD = 1), valid data for B7 through B4 are 0 through 9, and similarly valid data for B3 through B0 are 0 through 9.					

**RTCDOM (0x0D)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD		RSVD					
<b>Reset</b>	0b0		0b0					
<b>Access Type</b>	Write, Read		Write, Read					
BITFIELD	BITS		DESCRIPTION					
RSVD	7		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	6		There is no physical bit at this location. Write to 0. Reads are don't care.					
DAY	5:0		RTC Days in a Month Register In Binary format (BCD = 0), valid values for B5 through B0 are 1 through 31. In BCD format (BCD = 1), valid data for B4 through B5 are 0 through 3, and valid data for B3 through B0 are 0 through 9 (the full value should be greater than 0 but not exceed 31).  Furthermore, there is a restriction on choosing number of days in a month according to the selected month and year as shown below: <ul style="list-style-type: none"><li>For months 1, 3, 5, 7, 8, 10, and 12 the selected value for B5 through B0 must be 1 through 31.</li><li>For months 4, 6, 9, and 11 the selected value for B5 through B0 must be 1 through 30.</li><li>For month 2, or month of Feb., the selected value for B5 through B0 must be 1 through 28 for normal years, or must be 1 through 29 for leap years. Does not account for solar years. Leap years are those that are evenly divisible by 4, 0, 4, 8, . . . 24, 28, . . . 72, 76 . . . 92, 96.</li></ul>					

RTCSECA1 (0x0E)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AESECA1	SECA1[6:0]						
<b>Reset</b>	0b0	0b0000000						
<b>Access Type</b>	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION			DECODE			
AESECA1	7	Alarm Enable Control			0: Alarm disable 1: Alarm enable			
SECA1	6:0	RTC Seconds Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.						

RTCMINA1 (0x0F)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEMINA1	MINA1[6:0]						
<b>Reset</b>	0b0	0x0000001						
<b>Access Type</b>	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION			DECODE			
AEMINA1	7	Alarm Enable Control			0: Alarm disable 1: Alarm enable			
MINA1	6:0	RTC Minutes Alarm Register If the value of MINA1 is equal to the value of MIN and AEMINA1 is 1, an RTCA1 alarm interrupt is generated. RTC Minutes Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.						

RTCHOURA1 (0x10)

BIT	7	6	5	4	3	2	1	0	
<b>Field</b>	AEHOURA1	AMPMA1	HOURA1[5:0]						
<b>Reset</b>	0b0	0b0	0b0000001						
<b>Access Type</b>	Write, Read	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION							
AEHOURA1	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled							

BITFIELD	BITS	DESCRIPTION
AMPMA1	6	<p>AM/PM Selection</p> <p>AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care.</p> <p>0b0 = AM</p> <p>0b1 = PM</p>
HOURA1	5:0	<p>RTC Hours Alarm Register</p> <p>If the value of HOURA1 is equal to the value of HOUR and AEHOURA1 is 1, an RTCA1 alarm interrupt is generated.</p> <p>RTC Hours Counter Register</p> <p>Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit:</p> <p>If HRMODE = 1 (24-Hour Mode)</p> <ul style="list-style-type: none"> <li>• Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>• BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> </ul> <p>If HRMODE = 0 (12-Hour Mode)</p> <ul style="list-style-type: none"> <li>• Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>• BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 12).</li> </ul>

RTCDOWA1 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	AEDOWA1	SATA1	FRIA1	THUA1	WEDA1	TUEA1	MONA1	SUNA1
Reset	0b0	0b1						
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
AEDOWA1	7	<p>Alarm Enable Control</p> <p>0b0 = Alarm disabled</p> <p>0b1 = Alarm enabled</p>
SATA1	6	<p>RTC Day Of Week Alarm Register</p> <p>If the value of RTCDOWA1 is equal to the value of DOW and AEDOWA1 is 1, an RTCA1 alarm interrupt is generated.</p> <p>Bits B6 through B0 each represent one day of the week. As such, only one bit is set at a time.</p> <p>B[6:0] = 100_0000 represents Saturday</p>
FRIA1	5	B[6:0] = 010_0000 represents Friday
THUA1	4	B[6:0] = 001_0000 represents Thursday
WEDA1	3	B[6:0] = 000_1000 represents Wednesday
TUEA1	2	B[6:0] = 000_0100 represents Tuesday
MONA1	1	B[6:0] = 000_0010 represents Monday
SUNA1	0	B[6:0] = 000_0001 represents Sunday

**RTCMONTHA1 (0x12)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEMONA1	RSVD	RSVD					MONTHA1[4:0]
<b>Reset</b>	0b0	0b0	0b0					0b00000
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					Write, Read

BITFIELD	BITS	DESCRIPTION
AEMONA1	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
MONTHA1	4:0	RTC Month Alarm Register If the value of MONTHA1 is equal to the value of MONTH and AEMONA1 is 1, an RTCA1 alarm interrupt is generated.

**RTCYEARA1 (0x13)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEYEARA1							YEARA1[6:0]
<b>Reset</b>	0b0							0b0000000
<b>Access Type</b>	Write, Read							Write, Read

BITFIELD	BITS	DESCRIPTION
AEYEARA1	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
YEARA1	6:0	RTC Year Alarm Register If the value of YEARA1 is equal to the value of YEAR and AEYEARA1 is 1, an RTCA1 alarm interrupt is generated.  RTC Years Counter Register In Binary format (BDC = 0), valid values for B7 through B0 are 0 through 99. In BCD format (BDC = 1), valid data for B7 through B4 are 0 through 9, and similarly valid data for B3 through B0 are 0 through 9.

**RTCDOMA1 (0x14)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEDOMA1	RSVD						DAYA1[5:0]
<b>Reset</b>	0b0	0b0						0b000000
<b>Access Type</b>	Write, Read	Write, Read						Write, Read

BITFIELD	BITS	DESCRIPTION
AEDOMA1	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.

**MAX77714**

**Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications**

BITFIELD	BITS	DESCRIPTION
DAYA1	5:0	RTC Day Of Month Alarm 1 Register If the value of DAYA1 is equal to the value of DAY and AEDAYA1 is 1, an RTCA1 alarm interrupt is generated.

**RTCSECA2 (0x15)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AESECA2	SECA2[6:0]						
<b>Reset</b>	0b0	0b0000000						
<b>Access Type</b>	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION
AESECA2	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
SECA2	6:0	RTC Seconds Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.

**RTCMINA2 (0x16)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEMINA2	MINA2[6:0]						
<b>Reset</b>	0b0	0b0000001						
<b>Access Type</b>	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION
AEMINA2	7	Alarm Enable Control 0b0 = Alarm disabled 0b2 = Alarm enabled
MINA2	6:0	RTC Minutes Alarm Register If the value of MINA2 is equal to the value of MIN and AEMINA2 is 1, an RTCA2 alarm interrupt is generated.  RTC Minutes Counter Register In Binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3 through B0 are 0 through 9.

**RTCHOURA2 (0x17)**

BIT	7	6	5	4	3	2	1	0	
<b>Field</b>	AEHOURA2	AMPMA2	HOURA2[5:0]						
<b>Reset</b>	0b0	0b0	0b000000						
<b>Access Type</b>	Write, Read	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION
AEHOURA2	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
AMPMA2	6	AM/PM Selection. AMPM is only valid when the clock is set for 12-hour mode (HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don't care. 0b0 = AM 0b1 = PM
HOURA2	5:0	RTC Hours Alarm Register If the value of HOURA2 is equal to the value of HOUR and AEHOURA2 is 1, an RTC2A alarm interrupt is generated.  RTC Hours Counter Register Note that there are two possibilities for values chosen for B5 through B0 depending on current status of HRMODE Bit: If HRMODE = 1 (24-Hour Mode) <ul style="list-style-type: none"> <li>• Binary mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.</li> <li>• BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 23).</li> </ul> If HRMODE = 0 (12-Hour Mode) <ul style="list-style-type: none"> <li>• Binary mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.</li> <li>• BCD mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values for B3 through B0 are 0 through 9 (the full number does not exceed 12).</li> </ul>

**RTCDOWA2 (0x18)**

BIT	7	6	5	4	3	2	1	0
Field	AEDOWA2	SATA2	FRIA2	THUA2	WEDA2	TUEA2	MONA2	SUNA2
Reset	0b0	0b1						
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
AEDOWA2	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
SATA2	6	RTC Day Of Week Alarm Register If the value of RTCDOWA2 is equal to the value of DOW and AEDOWA2 is 1, an RTC2A alarm interrupt is generated. Bits B6 through B0 each represent one day of the week. As such, only one bit is set at a time.  B[6:0] = 100_0000 represents Saturday
FRIA2	5	B[6:0] = 010_0000 represents Friday
THUA2	4	B[6:0] = 001_0000 represents Thursday
WEDA2	3	B[6:0] = 000_1000 represents Wednesday
TUEA2	2	B[6:0] = 000_0100 represents Tuesday
MONA2	1	B[6:0] = 000_0010 represents Monday

**MAX77714**

**Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications**

BITFIELD	BITS		DESCRIPTION						
SUNA2	0		B[6:0] = 000_0001 represents Sunday						

**RTCMONTHA2 (0x19)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AEMONA2	RSVD	RSVD	MONTHA2[4:0]				
<b>Reset</b>	0b0	0b0	0b0	0b00000				
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read				
BITFIELD	BITS		DESCRIPTION				DECODE	
AEMONA2	7		Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled				0: Alarm disable 1: Alarm enable	
RSVD	6		There is no physical bit at this location. Write to 0. Reads are don't care.					
RSVD	5		There is no physical bit at this location. Write to 0. Reads are don't care.					
MONTHA2	4:0		RTC Month Alarm Register If the value of MONTHA2 is equal to the value of MONTH and AEMONTA2 is 1, an RTCA2 alarm interrupt is generated.					

**RTCYEARA2 (0x1A)**

BIT	7	6	5	4	3	2	1	0		
<b>Field</b>	AEYEARA2	YEARA2[6:0]								
<b>Reset</b>	0b0	0b0000000								
<b>Access Type</b>	Write, Read	Write, Read								
BITFIELD	BITS		DESCRIPTION							
AEYEARA2	7		Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled							
YEARA2	6:0		RTC Year Alarm Register If the value of YEARA2 is equal to the value of YEAR and AEYEARA2 is 1, an RTCA2 alarm interrupt is generated.  RTC Years Counter Register In Binary format (BDC = 0), valid values for B7 through B0 are 0 through 99. In BCD format (BDC = 1), valid data for B7 through B4 are 0 through 9, and similarly valid data for B3 through B0 are 0 through 9.							

**RTCDOMA2 (0x1B)**

BIT	7	6	5	4	3	2	1	0	
<b>Field</b>	AEDOMA2	RSVD	DAYA2[5:0]						
<b>Reset</b>	0b0	0b0	0b00000						
<b>Access Type</b>	Write, Read	Write, Read	Write, Read						

# MAX77714

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
AEDOMA2	7	Alarm Enable Control 0b0 = Alarm disabled 0b1 = Alarm enabled
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
DAYA2	5:0	RTC Day Of Month Alarm 2 Register If the value of DAYA2 is equal to the value of DAY and AEDAYA2 is 1, an RTCA2 alarm interrupt is generated.

### RTC\_TIME\_OK (0x25)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RTC_TIME_OK						
Reset	0b0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	6	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	4	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	3	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	2	There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	1	There is no physical bit at this location. Write to 0. Reads are don't care.
RTC_TIME_OK	0	RTC_TIME_OK bit can be used by the customer to use as a RTC data validity bit.  This bit is by default 0, communicating that the RTC time keeping register data is either holding RESET default or holding a value which is not current.  In the application, when the customer updates the time keeping register, they should write 1 to this bit and every time this bit is read and holds "1" implies that the RTC data is current/valid. If the VRTC < VRTCUVLO, then this bit is reset to 0.

### PMIC-GPIO

ADDRESS	NAME	MSB							LSB
<b>CLOGIC</b>									
0x00	INT_TOP[7:0]	IRQ_GL_BL	IRQ_SD	IRQ_LD_O	IRQ_GPI_O	IRQ_RT_C	RSVD	IRQ_ON_OFF	IRQ
0x01	INT_MBATTRST_TEM_P[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR_ESET_R	TJALRM_1_R	TJALRM_2_R
0x02	INT_LVL2_ONOFF[7:0]	RSVD	RSVD	ACOK_R	ACOK_F	EN0_R	EN0_F	EN0_1S_EC	MRWRN
0x03	INT_LVL2_SD0_3[7:0]	SD0_OV_I	SD0_UV_I	SD1_OV_I	SD1_UV_I	SD2_OV_I	SD2_UV_I	SD3_OV_I	SD3_UV_I
0x04	INT_LVL2_L0_7[7:0]	IRQ_LVL_2_7	IRQ_LVL_2_6	IRQ_LVL_2_5	IRQ_LVL_2_4	IRQ_LVL_2_3	IRQ_LVL_2_2	IRQ_LVL_2_1	IRQ_LVL_2_0

## MAX77714

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB
0x05	<u>INT_LVL2_L8[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	IRQ_LVL_2_8
0x06	<u>INT_LVL2_GPIO[7:0]</u>	EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0
0x07	<u>INT_TOPM[7:0]</u>	IRQ_GL_BLM	IRQ_SD_M	IRQ_LD_OM	IRQ_GPI_0M	IRQ_RT_CM	RSVD	IRQ_ON_OFFM	GLBLM
0x08	<u>INTM_MBATTRST_TE_MP[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR_ESETM	TJALRM_1M	TJALRM_2M
0x09	<u>INTM_ONOFF[7:0]</u>	RSVD	RSVD	ACOK_H_IGHM	ACOK_L_OWM	EN0_RM	EN0_FM	EN0_1S_ECM	MRWRN_M
0x0A	<u>INTM_SD0_3[7:0]</u>	SD0_OV_M	SD0_UV_M	SD1_OV_M	SD1_UV_M	SD2_OV_M	SD2_UV_M	SD3_OV_M	SD3_UV_M
0x0B	<u>INT_MSK_L0_7[7:0]</u>	IRQ_MS_K_L7	IRQ_MS_K_L6	IRQ_MS_K_L5	IRQ_MS_K_L4	IRQ_MS_K_L3	IRQ_MS_K_L2	IRQ_MS_K_L1	IRQ_MS_K_L0
0x0C	<u>INT_MSK_L8[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	IRQ_MS_K_L8
0x0D	<u>STAT_MBATTRST_TE_MP[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTR_ESET_S	TJALRM_1	TJALRM_2
0x0E	<u>STAT_ONOFF[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	EN0	ACOK
0x10	<u>POERC0[7:0]</u>	RSTIN	MBU	MBO	MBLSD	TOVLD	HDRST	WTCHD_G	SHDN
0x11	<u>POERC1[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	32K_OK	BRDY_O_K
0x20	<u>STAT_SD0_3[7:0]</u>	SD0_OV_S	SD0_UV_S	SD1_OV_S	SD1_UV_S	SD2_OV_S	SD2_UV_S	SD3_OV_S	SD3_UV_S
0x30	<u>32K_STATUS[7:0]</u>	RSVD	RSVD	SIOSCO_K	XOSCO_K	32KSOU_RCE	32KLOAD[1:0]		CRYSTAL_CONF_IG
0x31	<u>32K_CONFIG[7:0]</u>	RSVD	RSVD	RSVD	XOSC_R_ETRY	RSVD	PWR_MD_32k[1:0]		32KSOU_RCE_OT_P
0x90	<u>CNFG_GLBL1[7:0]</u>	RSVD	MBLPD	MBATT_RESET_HYS[1:0]		MBATT_RESET[2:0]			MBATT_RSTEN
0x91	<u>CNFG_GLBL2[7:0]</u>	RSVD	RSVD	RSVD	GLBL_L_PM	WDTSLP_C	WDTEN	TWD[1:0]	
0x92	<u>CNFG_GLBL3[7:0]</u>	RSVD	RSVD	RSVD	SRCFPS_0	ENFPS0	SRCFPS_1	ENFPS1	WDTC
0x93	<u>CNFG1_ONOFF[7:0]</u>	RSVD	SFT_RS_T	MRT[2:0]			SLPEN	PWR_O_FF	EN0DLY
0x94	<u>CNFG2_ONOFF[7:0]</u>	MR_RST_WK	SFT_RS_T_WK	WD_RS_T_WK	WK_AC_OK	WK_MB_ATT	WK_ALA_RM1R	WK_ALA_RM2R	WK_EN0
0x95	<u>MSTR_PU_PD[7:0]</u>	RSVD	MSTR_PU[2:0]			RSVD	MSTR_PD[2:0]		
0x96	<u>MSTR_SLPENTRY_EXI_T[7:0]</u>	RSVD	MSTR_SLPENTRY[2:0]			RSVD	MSTR_SLPEXT[2:0]		
0x97	<u>BUCK_PWR_MD[7:0]</u>	PWR_MD_SD3[1:0]		PWR_MD_SD2[1:0]		PWR_MD_SD1[1:0]		PWR_MD_SD0[1:0]	
0x98	<u>LDO_PWR_MD0_3[7:0]</u>	PWR_MD_L0[1:0]		PWR_MD_L1[1:0]		PWR_MD_L2[1:0]		PWR_MD_L3[1:0]	
0x99	<u>LDO_PWR_MD4_7[7:0]</u>	PWR_MD_L4[1:0]		PWR_MD_L5[1:0]		PWR_MD_L6[1:0]		PWR_MD_L7[1:0]	
0x9A	<u>LDO_PWR_MD8[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PWR_MD_L8[1:0]	

## MAX77714

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

ADDRESS	NAME	MSB						LSB
0x9B	<u>LDO0FPS[7:0]</u>	FPSSRC_L0[1:0]		LDO0UPSLT[2:0]		LDO0DNSLT[2:0]		
0x9C	<u>LDO1FPS[7:0]</u>	FPSSRC_L1[1:0]		LDO1UPSLT[2:0]		LDO1DNSLT[2:0]		
0x9D	<u>LDO2FPS[7:0]</u>	FPSSRC_L2[1:0]		LDO2UPSLT[2:0]		LDO2DNSLT[2:0]		
0x9E	<u>LDO3FPS[7:0]</u>	FPSSRC_L3[1:0]		LDO3UPSLT[2:0]		LDO3DNSLT[2:0]		
0x9F	<u>LDO4FPS[7:0]</u>	FPSSRC_L4[1:0]		LDO4UPSLT[2:0]		LDO4DNSLT[2:0]		
0xA0	<u>LDO5FPS[7:0]</u>	FPSSRC_L5[1:0]		LDO5UPSLT[2:0]		LDO5DNSLT[2:0]		
0xA1	<u>LDO6FPS[7:0]</u>	FPSSRC_L6[1:0]		LDO6UPSLT[2:0]		LDO6DNSLT[2:0]		
0xA2	<u>LDO7FPS[7:0]</u>	FPSSRC_L7[1:0]		LDO7UPSLT[2:0]		LDO7DNSLT[2:0]		
0xA3	<u>LDO8FPS[7:0]</u>	FPSSRC_L8[1:0]		LDO8UPSLT[2:0]		LDO8DNSLT[2:0]		
0xA4	<u>SD0FPS[7:0]</u>	FPSSRC_SD0[1:0]		SD0UPSLT[2:0]		SD0DNSLT[2:0]		
0xA5	<u>SD1FPS[7:0]</u>	FPSSRC_SD1[1:0]		SD1UPSLT[2:0]		SD1DNSLT[2:0]		
0xA6	<u>SD2FPS[7:0]</u>	FPSSRC_SD2[1:0]		SD2UPSLT[2:0]		SD2DNSLT[2:0]		
0xA7	<u>SD3FPS[7:0]</u>	FPSSRC_SD3[1:0]		SD3UPSLT[2:0]		SD3DNSLT[2:0]		
0xA8	<u>GPIO0FPS[7:0]</u>	FPSSRC_GPIO0[1:0]		GPIO0UPSLT[2:0]		GPIO0DNSLT[2:0]		
0xA9	<u>GPIO1FPS[7:0]</u>	FPSSRC_GPIO1[1:0]		GPIO1UPSLT[2:0]		GPIO1DNSLT[2:0]		
0xAA	<u>GPIO2FPS[7:0]</u>	FPSSRC_GPIO2[1:0]		GPIO2UPSLT[2:0]		GPIO2DNSLT[2:0]		
0xAB	<u>GPIO7FPS[7:0]</u>	FPSSRC_GPIO7[1:0]		GPIO7UPSLT[2:0]		GPIO7DNSLT[2:0]		
0xAC	<u>RST1OFPS[7:0]</u>	FPSSRC_RST1O[1:0]		RST1UPSLT[2:0]		RST1DNSLT[2:0]		

## OVERLAP

BUCK									
ADDRESS	NAME	RSVD							
0x40	<u>SD0_CNFG1[7:0]</u>	RSVD			SD0VOUT[6:0]				
0x41	<u>SD1_CNFG1[7:0]</u>	RSVD			SD1VOUT[6:0]				
0x42	<u>SD2_CNFG1[7:0]</u>				SD2VOUT[7:0]				
0x43	<u>SD3_CNFG1[7:0]</u>				SD3VOUT[7:0]				
0x44	<u>SD0_CNFG2[7:0]</u>	RSVD	RSVD	SD0_SS_RAMP	RSVD	RSVD	SD0FSR_EN	SD0ADD_IS	SD0FPWMEN
0x45	<u>SD0_CNFG3[7:0]</u>	SD0_BO_THR[1:0]		SD0_BO_HYS[1:0]	RSVD		SD0_BO_PR[1:0]		SD0_OV_THR
0x46	<u>SD1_CNFG2[7:0]</u>	RSVD	RSVD	SD1_SS_RAMP	RSVD	RSVD	SD0FSR_EN	SD0ADD_IS	SD0FPWMEN
0x47	<u>SD1_CNFG3[7:0]</u>	SD1_BO_THR[1:0]		SD1_BO_HYS[1:0]	RSVD		SD1_BO_PR[1:0]		SD1_OV_THR
0x48	<u>SD2_CNFG2[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD2ADD_IS	SD2FPWMEN
0x49	<u>SD2_CNFG3[7:0]</u>	SD2_BO_THR[1:0]		SD2_BO_HYS[1:0]	RSVD		SD2_BO_PR[1:0]		SD2_OV_THR
0x4A	<u>SD3_CNFG2[7:0]</u>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD3ADD_IS	SD3FPWMEN
0x4B	<u>SD3_CNFG3[7:0]</u>	SD3_BO_THR[1:0]		SD3_BO_HYS[1:0]	RSVD		SD3_BO_PR[1:0]		SD3_OV_THR

# MAX77714

## Complete System PMIC, Featuring 13 Regulators, 8 GPIOs, RTC, and Flexible Power Sequencing for Multicore Applications

ADDRESS	NAME	MSB							LSB								
OVERLAP																	
<b>LDO</b>																	
0x50	<u>LDO_CNFG1_L0[7:0]</u>	RSVD	RSVD	VOUT_LDO_L0[5:0]													
0x51	<u>LDO_CNFG2_L0[7:0]</u>	OVCLM P_EN_L 0	ALPM_E N_L0	RSVD	RSVD	POK_L0	RSVD	ADE_L0	SS_L0								
0x52	<u>LDO_CNFG1_L1[7:0]</u>	RSVD	RSVD	VOUT_LDO_L1[5:0]													
0x53	<u>LDO_CNFG2_L1[7:0]</u>	OVCLM P_EN_L 1	ALPM_E N_L1	RSVD	RSVD	POK_L1	RSVD	ADE_L1	SS_L1								
0x54	<u>LDO_CNFG1_L2[7:0]</u>	RSVD	RSVD	VOUT_LDO_L2[5:0]													
0x55	<u>LDO_CNFG2_L2[7:0]</u>	OVCLM P_EN_L 2	ALPM_E N_L2	COMP_L2[1:0]	POK_L2	RSVD	ADE_L2	SS_L2									
0x56	<u>LDO_CNFG1_L3[7:0]</u>	RSVD	RSVD	VOUT_LDO_L3[5:0]													
0x57	<u>LDO_CNFG2_L3[7:0]</u>	OVCLM P_EN_L 3	ALPM_E N_L3	COMP_L3[1:0]	POK_L3	RSVD	ADE_L3	SS_L3									
0x58	<u>LDO_CNFG1_L4[7:0]</u>	RSVD	RSVD	VOUT_LDO_L4[5:0]													
0x59	<u>LDO_CNFG2_L4[7:0]</u>	OVCLM P_EN_L 4	ALPM_E N_L4	COMP_L4[1:0]	POK_L4	RSVD	ADE_L4	SS_L4									
0x5A	<u>LDO_CNFG1_L5[7:0]</u>	RSVD	RSVD	VOUT_LDO_L5[5:0]													
0x5B	<u>LDO_CNFG2_L5[7:0]</u>	OVCLM P_EN_L 5	ALPM_E N_L5	COMP_L5[1:0]	POK_L5	RSVD	ADE_L5	SS_L5									
0x5C	<u>LDO_CNFG1_L6[7:0]</u>	RSVD	RSVD	VOUT_LDO_L6[5:0]													
0x5D	<u>LDO_CNFG2_L6[7:0]</u>	OVCLM P_EN_L 6	ALPM_E N_L6	COMP_L6[1:0]	POK_L6	RSVD	ADE_L6	SS_L6									
0x5E	<u>LDO_CNFG1_L7[7:0]</u>	RSVD	RSVD	VOUT_LDO_L7[5:0]													
0x5F	<u>LDO_CNFG2_L7[7:0]</u>	OVCLM P_EN_L 7	ALPM_E N_L7	COMP_L7[1:0]	POK_L7	RSVD	ADE_L7	SS_L7									
0x60	<u>LDO_CNFG1_L8[7:0]</u>	RSVD	RSVD	VOUT_LDO_L8[5:0]													
0x61	<u>LDO_CNFG2_L8[7:0]</u>	OVCLM P_EN_L 8	ALPM_E N_L8	RSVD[1:0]	POK_L8	RSVD	ADE_L8	SS_L8									
0x62	<u>LDO_CNFG3[7:0]</u>	RSVD[6:0]						L_B_EN									
OVERLAP																	
<b>GPIO</b>																	
0x70	<u>CNFG_GPIO0[7:0]</u>	DBNC0[1:0]	REFE_IRQ[1:0]	DO0	DI0	DIR0	PPDRV0										
0x71	<u>CNFG_GPIO1[7:0]</u>	DBNC1[1:0]	REFE_IRQ[1:0]	DO1	DI1	DIR1	PPDRV1										
0x72	<u>CNFG_GPIO2[7:0]</u>	DBNC2[1:0]	REFE_IRQ[1:0]	DO2	DI2	DIR2	PPDRV2										
0x73	<u>CNFG_GPIO3[7:0]</u>	DBNC3[1:0]	REFE_IRQ[1:0]	DO3	DI3	DIR3	PPDRV3										
0x74	<u>CNFG_GPIO4[7:0]</u>	DBNC4[1:0]	REFE_IRQ[1:0]	DO4	DI4	DIR4	PPDRV4										

ADDRESS	NAME	MSB						LSB				
0x75	<a href="#">CNFG_GPIO5[7:0]</a>	DBNC5[1:0]	REFE_IRQ[1:0]	DO5	DI5	DIR5	PPDRV5					
0x76	<a href="#">CNFG_GPIO6[7:0]</a>	DBNC6[1:0]	REFE_IRQ[1:0]	DO6	DI6	DIR6	PPDRV6					
0x77	<a href="#">CNFG_GPIO7[7:0]</a>	DBNC7[1:0]	REFE_IRQ[1:0]	DO7	DI7	DIR7	PPDRV7					
0x78	<a href="#">PUE_GPIO[7:0]</a>	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1				
0x79	<a href="#">PDE_GPIO[7:0]</a>	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1				
0x7A	<a href="#">AME_GPIO[7:0]</a>	AME7	AME6	AME5	AME4	AME3	AME2	AME1				
OVERLAP												
<b>SBIAS</b>												
0xB0	<a href="#">CID0[7:0]</a>	SR[7:0]										
0xB1	<a href="#">CID1[7:0]</a>	SR[15:8]										
0xB2	<a href="#">CID2[7:0]</a>	SR[23:16]										
0xB3	<a href="#">CID3[7:0]</a>	DIDM[3:0]			DIDO[3:0]							
0xB4	<a href="#">CID4[7:0]</a>	DRV[7:0]										
<b>BBC</b>												
0x80	<a href="#">CNFG_BBC[7:0]</a>	BBCRS[1:0]	BBCLO WIEN	BBCVS[1:0]	BBCCS[1:0]	BBCEN						
<b>I2C</b>												
0xC0	<a href="#">I2C_CTRL1[7:0]</a>	RSVD	RSVD	RSVD	PAIR	RSVD	RSVD	WD_EN				
0xC1	<a href="#">I2C_CTRL2[7:0]</a>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	I2CWP				

**Register Details****INT\_TOP (0x00)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	IRQ_GLBL	IRQ_SD	IRQ_LDO	IRQ_GPIO	IRQ_RTC	RSVD	IRQ_ONOF_F	IRQ
<b>Reset</b>	0b0	0b0						
<b>Access Type</b>	Read Only	Read Only						

BITFIELD	BITS	DESCRIPTION
IRQ_GLBL	7	0 = No unmasked interrupts pending in the INT_MBATTRST_TEMP register. 1 = There are unmasked interrupts pending in the INT_MBATTRST_TEMP register.
IRQ_SD	6	0 = No unmasked interrupts pending in the INT_LVL2_SD0_3 register. 1 = There are unmasked interrupts pending in the INT_LVL2_SD0_3 register.
IRQ_LDO	5	0 = No unmasked interrupts pending in the INT_LVL2_L0_7 and INT_LVL2_L8 register. 1 = There are unmasked interrupts pending in the INT_LVL2_L0_7 and INT_LVL2_L8 register.
IRQ_GPIO	4	0 = No unmasked interrupts pending in the IRQ_LVL2_GPIO register 1 = There are unmasked interrupts pending in the IRQ_LVL2_GPIO register
IRQ_RTC	3	0 = No unmasked interrupts pending in the RTCINT register. 1 = There are unmasked interrupts pending in the RTCINT register.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.

BITFIELD	BITS	DESCRIPTION
IRQ_ONOFF	1	0 = No unmasked interrupts pending in the INT_LVL2_ONOFF register. 1 = There are unmasked interrupts pending in the INT_LVL2_ONOFF register.
IRQ	0	0 = Unmasked gate drive is logic low. 1 = Unmasked gate drive is logic high.

INT\_MBATTRST\_TEMP (0x01)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRES ET_R	TJALRM1_R	TJALRM2_R
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MBATTRESET_R	2	0 = MBATT has not fallen below programmed MBATTRESET since the last time this bit was read. 1 = MBATT has fallen below programmed MBATTRESET since the last time this bit was read.
TJALRM1_R	1	0 = $T_J$ has not risen above TJALRM1 since the last time this bit was read. 1 = $T_J$ has risen above TJALRM1 since the last time this bit was read.
TJALRM2_R	0	0 = $T_J$ has not risen above TJALRM2 since the last time this bit was read. 1 = $T_J$ has risen above TJALRM2 since the last time this bit was read.

INT\_LVL2\_ONOFF (0x02)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	ACOK_R	ACOK_F	EN0_R	EN0_F	EN0_1SEC	MRWRN
Reset	0b0							
Access Type	Read Clears All							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ACOK_R	5	0 = No ACOK rising edges have occurred since the last time this bit was read. 1 = An ACOK rising edge has occurred since the last time this bit was read.
ACOK_F	4	0 = No ACOK falling edges have occurred since the last time this bit was read. 1 = An ACOK falling edge has occurred since the last time this bit was read.
EN0_R	3	0 = No EN0 rising edges have occurred since the last time this bit was read. 1 = An EN0 rising edge has occurred since the last time this bit was read.
EN0_F	2	0 = No EN0 rising edges have occurred since the last time this bit was read. 1 = An EN0 rising edge has occurred since the last time this bit was read.

BITFIELD	BITS	DESCRIPTION
EN0_1SEC	1	0 = EN0 has not been active for 1 second since the last time this bit was read. 1 = EN0 has been active for 1 second since the last time this bit was read.
MRWRN	0	The time for the hard power off warning is one setting shorter than what is programmed by MRT[2:0]. When MRT[2:0] = 0b000, MRWRN is essentially a don't care. 0 = EN0 has not been active for MRT[2:0]-1 since the last time this bit was read. 1 = EN0 has been active for MRT[2:0]-1 since the last time this bit was read.

**INT\_LVL2\_SD0\_3 (0x03)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD0_OV_I	SD0_UV_I	SD1_OV_I	SD1_UV_I	SD2_OV_I	SD2_UV_I	SD3_OV_I	SD3_UV_I
<b>Reset</b>	0b0							
<b>Access Type</b>	Read Clears All							

BITFIELD	BITS	DESCRIPTION
SD0_OV_I	7	0 = SD0 output HAS NOT risen above the rising OV threshold since the last time this bit was read. 1 = SD0 output HAS risen above the rising OV threshold since the last time this bit was read.
SD0_UV_I	6	0 = SD0 was enabled and SD0 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD1 was disabled. 1 = SD0 was enabled and SD0 output HAS fallen below the falling UV threshold since the last time this bit was read.
SD1_OV_I	5	0 = SD1 output HAS NOT risen above the rising OV threshold since the last time this bit was read. 1 = SD1 output HAS risen above the rising OV threshold since the last time this bit was read.
SD1_UV_I	4	0 = SD1 was enabled and SD1 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD1 was disabled. 1 = SD1 was enabled and SD1 output HAS fallen below the falling UV threshold since the last time this bit was read.
SD2_OV_I	3	0 = SD2 output HAS NOT risen above the rising OV threshold since the last time this bit was read. 1 = SD2 output HAS risen above the rising OV threshold since the last time this bit was read.
SD2_UV_I	2	0 = SD2 was enabled and SD2 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD2 was disabled. 1 = SD2 was enabled and SD2 output HAS fallen below the falling UV threshold since the last time this bit was read.
SD3_OV_I	1	0 = SD3 output HAS NOT risen above the rising OV threshold since the last time this bit was read. 1 = SD3 output HAS risen above the rising OV threshold since the last time this bit was read.
SD3_UV_I	0	0 = SD3 was enabled and SD3 output HAS NOT fallen below the falling UV threshold since the last time this bit was read, OR, SD3 was disabled. 1 = SD3 was enabled and SD3 output HAS fallen below the falling UV threshold since the last time this bit was read.

INT\_LVL2\_L0\_7 (0x04)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	IRQ_LVL2_7	IRQ_LVL2_6	IRQ_LVL2_5	IRQ_LVL2_4	IRQ_LVL2_3	IRQ_LVL2_2	IRQ_LVL2_1	IRQ_LVL2_0
<b>Reset</b>	0b0							
<b>Access Type</b>	Read Only							

BITFIELD	BITS	DESCRIPTION
IRQ_LVL2_7	7	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_6	6	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_5	5	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_4	4	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_3	3	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_2	2	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_1	1	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_0	0	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.

INT\_LVL2\_L8 (0x05)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	IRQ_LVL2_8						
<b>Reset</b>	0b0							
<b>Access Type</b>	Read Only							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.
IRQ_LVL2_8	0	1: An interrupt has occurred. Cleared when read. 0: No interrupt has occurred since the last time this register was read.

INT\_LVL2\_GPIO (0x06)

BIT	7	6	5	4	3	2	1	0
Field	EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0
Reset	0b0							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
EDGE7	7	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE6	6	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE5	5	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE4	4	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE3	3	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE2	2	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.
EDGE1	1	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.

BITFIELD	BITS	DESCRIPTION
EDGE0	0	GPIOx Edge Detection Interrupt 0 = No edges have been detected on GPIOx since the last time this bit was read. 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an interrupt mask which forces EDGEx to 0.

**INT\_TOPM (0x07)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	IRQ_GLBLM	IRQ_SDM	IRQ_LDOM	IRQ_GPIO_M	IRQ_RTC_M	RSVD	IRQ_ONOFF_M	GLBLM
<b>Reset</b>	0b1	0b1	0b1	0b1	0b1	0b0	0b1	0b1
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION
IRQ_GLBLM	7	IRQ_GLBLM blocks the interrupts from the global resources (INTLBT register) from affecting the nIRQ pin. Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks all interrupts from affecting the nIRQ pin. 0 = Unmasked 1 = Masked
IRQ_SDM	6	0 = Unmasked 1 = Masked
IRQ_LDOM	5	0 = Unmasked 1 = Masked
IRQ_GPIO_M	4	0 = Unmasked 1 = Masked
IRQ_RTC_M	3	0 = Unmasked 1 = Masked
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
IRQ_ONOFF_M	1	0 = Unmasked 1 = Masked
GLBLM	0	IRQ_GLBLM blocks the interrupts from the global resources (INT_MBATTRST_TEMP register) from affecting the nIRQ pin. Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks all interrupts from affecting the nIRQ. 0 = Unmasked 1 = Masked

**INTM\_MBATTRST\_TEMP (0x08)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRES_ETM	TJALRM1M	TJALRM2M
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b1	0b1	0b1
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	DESCRIPTION						
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.						

BITFIELD	BITS	DESCRIPTION
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MBATTRESTM	2	0 = Unmasked 1 = Masked
TJALRM1M	1	0 = Unmasked 1 = Masked
TJALRM2M	0	0 = Unmasked 1 = Masked

**INTM\_ONOFF (0x09)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	ACOK_HIG HM	ACOK_LO WM	EN0_RM	EN0_FM	EN0_1SEC M	MRWRNM
<b>Reset</b>	0b0	0b0	0b1	0b1	0b1	0b1	0b1	0b1
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ACOK_HIGHM	5	0 = Unmasked 1 = Masked
ACOK_LOWM	4	0 = Unmasked 1 = Masked
EN0_RM	3	0 = Unmasked 1 = Masked
EN0_FM	2	0 = Unmasked 1 = Masked
EN0_1SECM	1	0 = Unmasked 1 = Masked
MRWRNM	0	0 = Unmasked 1 = Masked

**INTM\_SD0\_3 (0x0A)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD0_OV_M	SD0_UV_M	SD1_OV_M	SD1_UV_M	SD2_OV_M	SD2_UV_M	SD3_OV_M	SD3_UV_M
<b>Reset</b>	0b1							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
SD0_OV_M	7	0 = During an output over-voltage event, SD0_OV_I is set to 1. nIRQ is driven low due to an output over-voltage event. 1 = During an output over-voltage event, SD0_OV_I is set to 1. nIRQ is not driven low due to an output over-voltage event.

BITFIELD	BITS	DESCRIPTION
SD0_UV_M	6	0 = During an output under-voltage event, SD0_UV_I is set to 1. nIRQ is driven low due to an output under-voltage event. 1 = During an output under-voltage event, SD0_UV_I is set to 1. nIRQ is not driven low due to an output under-voltage event.
SD1_OV_M	5	0 = During an output over-voltage event, SD1_OV_I is set to 1. nIRQ is driven low due to an output over-voltage event. 1 = During an output over-voltage event, SD1_OV_I is set to 1. nIRQ is not driven low due to an output over-voltage event.
SD1_UV_M	4	0 = During an output under-voltage event, SD1_UV_I is set to 1. nIRQ is driven low due to an output under-voltage event. 1 = During an output under-voltage event, SD1_UV_I is set to 1. nIRQ is not driven low due to an output under-voltage event.
SD2_OV_M	3	0 = During an output over-voltage event, SD2_OV_I is set to 1. nIRQ is driven low due to an output over-voltage event. 1 = During an output over-voltage event, SD2_OV_I is set to 1. nIRQ is not driven low due to an output over-voltage event.
SD2_UV_M	2	0 = During an output under-voltage event, SD2_UV_I is set to 1. nIRQ is driven low due to an output under-voltage event. 1 = During an output under-voltage event, SD2_UV_I is set to 1. nIRQ is not driven low due to an output under-voltage event.
SD3_OV_M	1	0 = During an output over-voltage event, SD3_OV_I is set to 1. nIRQ is driven low due to an output over-voltage event. 1 = During an output over-voltage event, SD3_OV_I is set to 1. nIRQ is not driven low due to an output over-voltage event.
SD3_UV_M	0	0 = During an output under-voltage event, SD3_UV_I is set to 1. nIRQ is driven low due to an output under-voltage event. 1 = During an output under-voltage event, SD3_UV_I is set to 1. nIRQ is not driven low due to an output under-voltage event.

**INT\_MSK\_L0\_7 (0x0B)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	IRQ_MSK_L7	IRQ_MSK_L6	IRQ_MSK_L5	IRQ_MSK_L4	IRQ_MSK_L3	IRQ_MSK_L2	IRQ_MSK_L1	IRQ_MSK_L0
<b>Reset</b>	0b1							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
IRQ_MSK_L7	7	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L6	6	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L5	5	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L4	4	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L3	3	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.

BITFIELD	BITS	DESCRIPTION
IRQ_MSK_L2	2	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L1	1	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.
IRQ_MSK_L0	0	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.

INT\_MSK\_L8 (0x0C)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	IRQ_MSK_L8						
Reset	0b0	0b1						
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.
IRQ_MSK_L8	0	1: Interrupt is masked and nIRQ is not driven low due to an LDO event. 0: Interrupt is unmasked.

STAT\_MBATTRST\_TEMP (0x0D)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	MBATTRST <sub>ET_S</sub>	TJALRM1	TJALRM2
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
MBATTRST <sub>S</sub>	2	0 = V <sub>MBATT</sub> > V <sub>MBATTRST</sub> 1 = V <sub>MBATT</sub> < V <sub>MBATTRST</sub>
TJALRM1	1	0 = T <sub>J</sub> < TJ120 1 = T <sub>J</sub> > TJ120

BITFIELD	BITS	DESCRIPTION
TJALRM2	0	0 = $T_J < TJ140$ 1 = $T_J > TJ140$

STAT\_ONOFF (0x0E)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	EN0	ACOK
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	5		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	4		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	3		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	2		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
EN0	1		For OTP_EN0AL = 0 0 = EN0 is not active (logic low). 1 = EN0 is active (logic high).  For OTP_EN0AL = 1 0 = EN0 is not active (logic high). 1 = EN0 is active (logic low).					
ACOK	0		For OTP_ACOKAL = 0 0 = ACOK is not active (logic low). 1 = ACOK is active (logic high).  For OTP_ACOKAL = 1 0 = ACOK is not active (logic high). 1 = ACOK is active (logic low).					

POERC0 (0x10)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSTIN	MBU	MBO	MBLSD	TOVLD	HDRST	WTCHDG	SHDN
<b>Reset</b>	0b0							
<b>Access Type</b>	Read Only							

BITFIELD	BITS	DESCRIPTION
RSTIN	7	0 = The reset input signal (RSI) did not cause a global shutdown. 1 = The reset input signal (RSI) caused a global shutdown.
MBU	6	0 = Main battery undervoltage event did not cause a global shutdown. 1 = The main battery caused a global shutdown by falling below its UVLO threshold ( $V_{MBATT} < V_{MBATTUVLO}$ ). If the sudden momentary power loss (SMPL) function is enabled, the PMIC can automatically recover from a momentary power loss.

BITFIELD	BITS	DESCRIPTION
MBO	5	0 = Main battery overvoltage event did not cause a global shutdown. 1 = The main battery caused a global shutdown by rising above its OVLO threshold ( $V_{MBATT} < V_{MBATTOVLO}$ ).
MBLSD	4	0 = Main battery low did not cause a global shutdown. 1 = Main battery low caused a global shutdown because MBLPD is set and $V_{MBATT} < V_{MBATTRESET}$ .
TOVLD	3	0 = The junction temperature did not cause a global shutdown. 1 = The junction temperature caused a global shutdown by rising above $T_{JSHDN}$ .
HDRST	2	0 = The hard-reset function did not cause a global shutdown. 1 = The hard-reset function caused a global shutdown.
WTCHDG	1	0 = The system watchdog timer did not cause a global shutdown. 1 = The system watchdog timer caused a global shutdown.
SHDN	0	0 = The shutdown pin did not cause a global shutdown. 1 = The shutdown pin caused a global shutdown.

**POERC1 (0x11)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	32K_OK	BRDY_OK
<b>Reset</b>	0b0							
<b>Access Type</b>	Write Clears All, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
32K_OK	1	Write 1 to clear 0 = The 32kHz oscillator did not cause a global shutdown. 1 = The 32kHz oscillator caused a global shutdown.
BRDY_OK	0	Write 1 to clear 0 = The BRDY did not cause a global shutdown. 1 = The BRDY caused a global shutdown.

**STAT\_SD0\_3 (0x20)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD0_OV_S	SD0_UV_S	SD1_OV_S	SD1_UV_S	SD2_OV_S	SD2_UV_S	SD3_OV_S	SD3_UV_S
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
<b>Access Type</b>	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	DESCRIPTION						
SD0_OV_S	7	0 = SD0 output HAS NOT risen above the rising OV threshold. 1 = SD0 output HAS risen above the rising OV threshold.						

BITFIELD	BITS	DESCRIPTION
SD0_UV_S	6	0 = SD0 is enabled and SD1 output HAS NOT fallen below the falling UV threshold OR, SD0 is disabled. 1 = SD0 is enabled and SD1 output HAS fallen below the falling UV threshold.
SD1_OV_S	5	0 = SD1 output HAS NOT risen above the rising OV threshold. 1 = SD1 output HAS risen above the rising OV threshold.
SD1_UV_S	4	0 = SD1 is enabled and SD1 output HAS NOT fallen below the falling UV threshold OR, SD1 is disabled. 1 = SD1 is enabled and SD1 output HAS fallen below the falling UV threshold.
SD2_OV_S	3	0 = SD2 output HAS NOT risen above the rising OV threshold. 1 = SD2 output HAS risen above the rising OV threshold.
SD2_UV_S	2	0 = SD2 is enabled and SD2 output HAS NOT fallen below the falling UV threshold OR, SD2 is disabled. 1 = SD2 is enabled and SD2 output HAS fallen below the falling UV threshold.
SD3_OV_S	1	0 = SD3 output HAS NOT risen above the rising OV threshold. 1 = SD3 output HAS risen above the rising OV threshold.
SD3_UV_S	0	0 = SD3 is enabled and SD3 output HAS NOT fallen below the falling UV threshold OR, SD3 is disabled. 1 = SD3 is enabled and SD3 output HAS fallen below the falling UV threshold.

**32K\_STATUS (0x30)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	SIOSCOK	XOSCOK	32KSOURCE	32KLOAD[1:0]	CRYSTAL_CONFIG	
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b10	0b0	
<b>Access Type</b>	Read Only	Read Only	Read Only					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SIOSCOK	5	Silicon Oscillator OK Indicator 0 = The silicon oscillator is disabled or the clock is not yet stable. 1 = The silicon oscillator is enabled and is generating a clock. During normal operation this bit is interchangeable with 32KSOURCE. The values may differ when transitioning between silicon and crystal oscillators.
XOSCOK	4	Crystal Oscillator OK Indicator 0 = The crystal oscillator is not generating a valid clock. 1 = The crystal oscillator is generating a valid clock.
32KSOURCE	3	Primary Source of Internal Oscillator 0 = XOSC is the primary source for 32kHz oscillator (silicon oscillator is used initially to get the PMIC up and running while the XOSC is settling). 1 = Silicon oscillator is used as the primary source for 32K oscillator.
32KLOAD	2:1	Internal Crystal Load Capacitance 0b00 = None 0b01 = 10pF 0b10 = 12pF 0b11 = 22pF

BITFIELD	BITS	DESCRIPTION
CRYSTAL_CONFIG	0	Primary Oscillator Clock Source Indicator 0 = Normal mode. Oscillator is generating the clock from a crystal on XIN and XOUT or silicon oscillator. 1 = Bypass mode. Oscillator is deriving the clock from an external clock driving XIN.

**32K\_CONFIG (0x31)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	XOSC_RETRY	RSVD	PWR_MD_32k[1:0]		32KSOURCE OTP
<b>Reset</b>	0b0	0b0	0b0	0b1	0b0	OTP		OTP
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	5		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
XOSC_RETRY	4		Crystal Oscillator Retry When the system is operating with the backup silicon oscillator and the crystal oscillator is stable (XOSCKOK = 1), setting this bit causes the system to switch back to the crystal oscillator. If the crystal oscillator is not stable (XOSCKOK = 0) or the system is already using the crystal oscillator, setting this bit has no effect. This bit clears after the operation is complete.					
RSVD	3		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
PWR_MD_32k	2:1		32kHz Oscillator Mode of Operation 0b00 = Low-power mode 0b01 = Global low-power mode. The oscillator operates in low-jitter mode when the global low-power mode signal is low. When the global low-power mode signal is high, the oscillator operates in low-power mode. 0b10 = Same as 0b00 0b11 = Low-jitter mode					
32KSOURCE OTP	0		Primary Source of Internal Oscillator 0 = XOSC is the primary source for 32kHz oscillator (silicon oscillator is used initially to get the PMIC up and running while the XOSC is settling) 1 = Silicon oscillator is used as the primary source for 32kHz oscillator					

**CNFG\_GLBL1 (0x90)**

BIT	7	6	5	4	3	2	1	0		
<b>Field</b>	RSVD	MBLPD	MBATT_RESET_HYS[1:0]			MBATT_RESET[2:0]		MBATT_RSTEN		
<b>Reset</b>	0b0	OTP	OTP			OTP		OTP		
<b>Access Type</b>	Write, Read	Write, Read	Write, Read			Write, Read		Write, Read		
BITFIELD	BITS		DESCRIPTION							
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.							

BITFIELD	BITS	DESCRIPTION
MBLPD	6	0 = MBATT < MBATT_RESET falling (MBATTLOWB) does not cause a global shutdown. 1 = MBATT < MBATT_RESET falling (MBATTLOWB) forces a global shutdown.
MBATT_RESET_HYS	5:4	0x00 = 100mV 0x02 = 300mV 0x01 = 200mV 0x03 = 400mV
MBATT_RESET	3:1	0b000 = 2.7V 0b100 = 3.1V 0b001 = 2.8V 0b101 = 3.2V 0b010 = 2.9V 0b110 = 3.3V 0b011 = 3.0V 0b111 = 3.4V
MBATT_RSTEN	0	0 = The low-battery monitor only generates the MBATT < MBATT_RESET status bit and the MBATTRESET_R interrupt bit. 1 = In addition to the bits mentioned above, the low-battery monitor also pulls nRST_IO low.

**CNFG\_GLBL2 (0x91)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	GLBL_LPM	WDTSLPC	WDTEN	TWD[1:0]	
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	0b11	
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
GLBL_LPM	4	0 = The global low-power mode signal is logic low. Devices that have been programmed to follow the global low-power mode signal operates in their normal power modes. 1 = The global low-power mode signal is logic high. Devices that have been programmed to follow the global low-power mode signal operates in their low-power modes.
WDTSLPC	3	0 = The system watchdog timer does not automatically clear in the sleep state. 1 = The system watchdog timer automatically clears in the sleep state.
WDTEN	2	0 = System watchdog timer disabled 1 = System watchdog timer enabled  If OTP_WDTEN = 0, then WDTEN can be changed at any time. If OTP_WDTEN = 1, then once WDTEN is set, the watchdog timer cannot be disabled by clearing WDTEN. Once enabled, the system watchdog timer runs until a global shutdown occurs.

BITFIELD	BITS	DESCRIPTION
TWD	1:0	<p>0b00 = 2s 0b01 = 16s 0b10 = 64s 0b11 = 128s</p> <p>If OTP_WDTT = 0, then TWD can be changed at any time. If the value of TWD needs to be changed, clear the system watchdog timer first (WDTC[1:0] = 0b01), then change the value of TWD.</p> <p>If OTP_WDTT = 1, then TWD can only be changed when WDTEN = 0.</p>

**CNFG\_GLBL3 (0x92)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	SRCFPS0	ENFPS0	SRCFPS1	ENFPS1	WDTC
<b>Reset</b>	0b0							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SRCFPS0	4	0b0 = EN0 hardware input 0b1 = ENFPS0 software bit
ENFPS0	3	0 = Disable FPS0 1 = Enable FPS0 ENFPS0 is a don't care if SRCFPS0 = 0
SRCFPS1	2	0b0 = EN1 hardware input 0b1 = ENFPS1 software bit
ENFPS1	1	0 = Disable FPS1 1 = Enable FPS1 ENFPS1 is a don't care if SRCFPS1 = 0
WDTC	0	Writing 0b1 to these bits clears the watchdog timer. These bits automatically reset to 0b0 after they are written to 0b1. 0b0 = The system watchdog timer is not cleared. 0b1 = The system watchdog timer is cleared.

**CNFG1\_ONOFF (0x93)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	SFT_RST	MRT[2:0]			SLPEN	PWR_OFF	EN0DLY
<b>Reset</b>	0b0	0x0	OTP			0b0	0b0	OTP
<b>Access Type</b>	Write, Read	Write, Read	Write, Read			Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					

BITFIELD	BITS	DESCRIPTION
SFT_RST	6	0 = No action 1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event and generates a reset. If both SFT_RST and PWR_OFF are set, the resulting action is SFT_RST. This bit self clears at the end of the global shutdown event.
MRT	5:3	3b000 = 2s 3b001 = 3s 3b010 = 4s 3b011 = 5s 3b100 = 6s 3b101 = 8s 3b110 = 10s 3b111 = 12s
SLPEN	2	0 = Pulling EN1 low does not place the AP into sleep mode. 1 = Pulling EN1 low places the AP into sleep mode.
PWR_OFF	1	0 = No action 1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event but does not generate a reset. Note that PWR_OFF is cleared at the end of any global shutdown event that it generates.
EN0DLY	0	0 = The only delay for EN0 is the debounce circuit. 1 = In addition to the debounce circuit, there is an addition 1 second delay for EN0.

**CNFG2\_ONOFF (0x94)**

BIT	7	6	5	4	3	2	1	0
Field	MR_RST_WK	SFT_RST_WK	WD_RST_WK	WK_ACOK	WK_MBATT	WK_ALAR_M1R	WK_ALAR_M2R	WK_EN0
Reset	OTP	0b1	0b0	0b0	OTP	0b1	0b1	0b1
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
MR_RST_WK	7	0 = An MR_RST event does not generate a wakeup signal (device resides in standby state). 1 = An MR_RST event generates a wakeup signal (device moves to ON state)".
SFT_RST_WK	6	0 = An SFT_RST event does not generate a wakeup signal (device resides in standby state). 1 = An SFT_RST event generates a wakeup signal (device moves to ON state).
WD_RST_WK	5	0 = An WD_RST event does not generate a wakeup signal (device resides in standby state). 1 = An WD_RST event generates a wakeup signal (device moves to ON state).
WK_ACOK	4	0 = An ACOK event does not generate a wakeup signal. 1 = An ACOK event generates a wakeup signal.
WK_MBATT	3	0 = A valid MBATT event does not generate a wakeup signal. 1 = A valid MBATT event generates a wakeup signal.
WK_ALARM1R	2	0 = An ALARM1_R event does not generate a wakeup signal. 1 = An ALARM1_R event generates a wakeup signal.

BITFIELD	BITS	DESCRIPTION
WK_ALARM2R	1	0 = An ALARM2_R event does not generate a wakeup signal. 1 = An ALARM2_R event generates a wakeup signal.
WK_EN0	0	0 = An EN0 event does not generate a wakeup signal. 1 = An EN0 event generates a wakeup signal.

**MSTR\_PU\_PD (0x95)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	MSTR_PU[2:0]				RSVD	MSTR_PD[2:0]	
<b>Reset</b>	0b0	OTP				0b0	OTP	
<b>Access Type</b>	Write, Read	Write, Read				Write, Read	Write, Read	
BITFIELD	BITS	DESCRIPTION						
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
MSTR_PU	6:4	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b011 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs						
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
MSTR_PD	2:0	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b011 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs						

**MSTR\_SLPENTRY\_EXIT (0x96)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	MSTR_SLPENTRY[2:0]				RSVD	MSTR_SLPEXT[2:0]	
<b>Reset</b>	0b0	OTP				0b0	OTP	
<b>Access Type</b>	Write, Read	Write, Read				Write, Read	Write, Read	
BITFIELD	BITS	DESCRIPTION						
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.						
MSTR_SLPENTRY	6:4	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b011 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs						
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.						

BITFIELD	BITS	DESCRIPTION
MSTR_SLPEXT	2:0	3'b000 = 31µs 3'b001 = 63µs 3'b010 = 127µs 3'b011 = 253µs 3'b100 = 508µs 3'b101 = 984µs 3'b110 = 1936µs 3'b111 = 3904µs

**BUCK\_PWR\_MD (0x97)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PWR_MD_SD3[1:0]			PWR_MD_SD2[1:0]			PWR_MD_SD1[1:0]	
<b>Reset</b>	OTP			OTP			OTP	
<b>Access Type</b>	Write, Read			Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION
PWR_MD_SD3	7:6	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode
PWR_MD_SD2	5:4	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode
PWR_MD_SD1	3:2	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode
PWR_MD_SD0	1:0	0b00 = Output disabled 0b01 = Global low-power mode 0b10 = Forced low-power mode 0b11 = Forced normal-mode

**LDO\_PWR\_MDO\_3 (0x98)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PWR_MD_L0[1:0]			PWR_MD_L1[1:0]			PWR_MD_L2[1:0]	
<b>Reset</b>	OTP			OTP			OTP	
<b>Access Type</b>	Write, Read			Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION
PWR_MD_L0	7:6	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>    0b00 = Output disabled. LDOx is off.    0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.    0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.    0b11 = Normal Mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>    0b00 = Output disabled. LDOx is off.    0b01 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.    0b10 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.    0b11 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>
PWR_MD_L1	5:4	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>    0b00 = Output disabled. LDOx is off.    0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.    0b10 = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.    0b11 = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>    0b00 = Output disabled. LDOx is off.    0b01 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.    0b10 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.    0b11 = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>

BITFIELD	BITS	DESCRIPTION
PWR_MD_L2	3:2	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.  <math>0b10</math> = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.  <math>0b11</math> = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.  <math>0b10</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.  <math>0b11</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>
PWR_MD_L3	1:0	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.  <math>0b10</math> = Low-Power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.  <math>0b11</math> = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.  <math>0b10</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.  <math>0b11</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>

LDO PWR MD4\_7 (0x99)

BIT	7	6	5	4	3	2	1	0		
Field	PWR_MD_L4[1:0]		PWR_MD_L5[1:0]		PWR_MD_L6[1:0]		PWR_MD_L7[1:0]			
Reset	OTP			OTP			OTP			
Access Type	Write, Read			Write, Read			Write, Read			

BITFIELD	BITS	DESCRIPTION
PWR_MD_L4	7:6	<p>When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When FPSSRC_Lx[1:0] ≠ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>
PWR_MD_L5	5:4	<p>When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When FPSSRC_Lx[1:0] ≠ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>

BITFIELD	BITS	DESCRIPTION
PWR_MD_L6	3:2	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.  <math>0b10</math> = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.  <math>0b11</math> = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.  <math>0b10</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.  <math>0b11</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>
PWR_MD_L7	1:0	<p>When <math>\text{FPSSRC\_Lx}[1:0] = 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode.  <math>0b10</math> = Low-power mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA.  <math>0b11</math> = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When <math>\text{FPSSRC\_Lx}[1:0] \neq 0b11</math>  <math>0b00</math> = Output disabled. LDOx is off.  <math>0b01</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high.  <math>0b10</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled.  <math>0b11</math> = LDOx is disabled when the flexible power sequencer set by <math>\text{FPSSRC\_Lx}</math> is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>

LDO PWR MD8 (0x9A)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PWR_MD_L8[1:0]	
Reset	0b0	0b0	0b0	0b0	0b0	0b0		OTP
Access Type	Write, Read		Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.

BITFIELD	BITS	DESCRIPTION
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
PWR_MD_L8	1:0	<p>When FPSSRC_Lx[1:0] = 0b11 0b00 = Output disabled. LDOx is off. 0b01 = Group low-power mode. LDOx operates in normal mode when the global low-power mode signal is low. When the global low-power mode signal is high, LDOx operates in low-power mode. 0b10 = Low-power Mode. LDOx is forced into low-power mode. The maximum load current is 5mA and the quiescent supply current is 1.5mA. 0b11 = Normal mode. LDOx is forced into its normal operating mode.</p> <p>When FPSSRC_Lx[1:0] ≠ 0b11 0b00 = Output disabled. LDOx is off. 0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled when the flexible power sequencer is enabled. When LDOx is enabled, it operates in normal mode when the global low-power mode signal is low, and it operates in low-power mode when the global low-power mode signal is logic high. 0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in low-power mode when the flexible power sequencer is enabled. 0b11 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is disabled. LDOx is enabled in normal-power mode when the flexible power sequencer is enabled.</p>

**LDO0FPS (0x9B)**

BIT	7	6	5	4	3	2	1	0
Field	FPSSRC_L0[1:0]		LDO0UPSLT[2:0]			LDO0DNSLT[2:0]		
Reset	OTP		OTP			OTP		
Access Type	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L0	7:6	<p>0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.</p>
LDO0UPSLT	5:3	<p>3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7</p>

BITFIELD	BITS	DESCRIPTION
LDO0DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO1FPS (0x9C)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L1[1:0]					LDO1UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L1	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO1UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO1DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO2FPS (0x9D)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L2[1:0]					LDO2UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L2	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.

BITFIELD	BITS	DESCRIPTION
LDO2UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO3FPS (0x9E)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L3[1:0]				LDO3UPSLT[2:0]			
<b>Reset</b>	OTP				OTP			
<b>Access Type</b>	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION
FPSSRC_L3	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO3UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO3DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**MAX77714**

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

**LDO4FPS (0x9F)**

BIT	7	6	5	4	3	2	1	0		
<b>Field</b>	FPSSRC_L4[1:0]		LDO4UPSLT[2:0]				LDO4DNSLT[2:0]			
<b>Reset</b>	OTP		OTP				OTP			
<b>Access Type</b>	Write, Read		Write, Read				Write, Read			
BITFIELD	BITS		DESCRIPTION							
FPSSRC_L4	7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.							
LDO4UPSLT	5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7							
LDO4DNSLT	2:0		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7							

**LDO5FPS (0xA0)**

BIT	7	6	5	4	3	2	1	0		
<b>Field</b>	FPSSRC_L5[1:0]		LDO5UPSLT[2:0]				LDO5DNSLT[2:0]			
<b>Reset</b>	OTP		OTP				OTP			
<b>Access Type</b>	Write, Read		Write, Read				Write, Read			
BITFIELD	BITS		DESCRIPTION							
FPSSRC_L5	7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.							
LDO5UPSLT	5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7							

BITFIELD	BITS	DESCRIPTION
LDO5DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO6FPS (0xA1)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L6[1:0]					LDO6UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L6	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO6UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO6DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO7FPS (0xA2)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L7[1:0]					LDO7UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_L7	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.

BITFIELD	BITS	DESCRIPTION
LDO7UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO7DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**LDO8FPS (0xA3)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_L8[1:0]		LDO8UPSLT[2:0]				LDO8DNSLT[2:0]	
<b>Reset</b>	OTP				OTP			
<b>Access Type</b>	Write, Read		Write, Read				Write, Read	

BITFIELD	BITS	DESCRIPTION
FPSSRC_L8	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence: • The LDO enables are controlled by PWR_MD_Lx.
LDO8UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
LDO8DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**SD0FPS (0xA4)**

BIT	7	6	5	4	3	2	1	0				
<b>Field</b>	FPSSRC_SD0[1:0]				SD0UPSLT[2:0]							
<b>Reset</b>	OTP				OTP							
<b>Access Type</b>	Write, Read				Write, Read							
<b>BITFIELD</b>		<b>BITS</b>		<b>DESCRIPTION</b>								
FPSSRC_SD0		7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.								
SD0UPSLT		5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7								
SD0DNSLT		2:0		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7								

**SD1FPS (0xA5)**

BIT	7	6	5	4	3	2	1	0				
<b>Field</b>	FPSSRC_SD1[1:0]				SD1UPSLT[2:0]							
<b>Reset</b>	OTP				OTP							
<b>Access Type</b>	Write, Read				Write, Read							
<b>BITFIELD</b>		<b>BITS</b>		<b>DESCRIPTION</b>								
FPSSRC_SD1		7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.								
SD1UPSLT		5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7								

BITFIELD	BITS	DESCRIPTION
SD1DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**SD2FPS (0xA6)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_SD2[1:0]					SD2UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_SD2	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
SD2UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
SD2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**SD3FPS (0xA7)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_SD3[1:0]					SD3UPSLT[2:0]		
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
FPSSRC_SD3	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.

BITFIELD	BITS	DESCRIPTION
SD3UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
SD3DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**GPIO0FPS (0xA8)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_GPIO0[1:0]		GPIO0UPSLT[2:0]					GPIO0DNSLT[2:0]
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read		Write, Read					Write, Read

BITFIELD	BITS	DESCRIPTION
FPSSRC_GPIO0	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
GPIO0UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPIO0DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

**GPIO1FPS (0xA9)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_GPIO1[1:0]		GPIO1UPSLT[2:0]					GPIO1DNSLT[2:0]
<b>Reset</b>	OTP					OTP		
<b>Access Type</b>	Write, Read		Write, Read					Write, Read

BITFIELD	BITS	DESCRIPTION
FPSSRC_GPIO1	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
GPIO1UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPIO1DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

GPIO2FPS (0xAA)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	FPSSRC_GPIO2[1:0]		GPIO2UPSLT[2:0]				GPIO2DNSLT[2:0]	
<b>Reset</b>	OTP				OTP			
<b>Access Type</b>	Write, Read			Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION
FPSSRC_GPIO2	7:6	0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.
GPIO2UPSLT	5:3	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7
GPIO2DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

GPIO7FPS (0xAB)

BIT	7	6	5	4	3	2	1	0				
<b>Field</b>	FPSSRC_GPIO7[1:0]				GPIO7UPSLT[2:0]							
<b>Reset</b>	OTP				OTP							
<b>Access Type</b>	Write, Read				Write, Read							
BITFIELD	BITS		DESCRIPTION									
FPSSRC_GPIO7	7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.									
GPI07UPSLT	5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7									
GPI07DNSLT	2:0		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7									

RSTIOFPS (0xAC)

BIT	7	6	5	4	3	2	1	0				
<b>Field</b>	FPSSRC_RSTIO[1:0]				RST7UPSLT[2:0]							
<b>Reset</b>	OTP				OTP							
<b>Access Type</b>	Write, Read				Write, Read							
BITFIELD	BITS		DESCRIPTION									
FPSSRC_RSTIO	7:6		0b00 = FPS0 0b01 = FPS1 0b10 = FPS1 0b11 = Not configured as part of a flexible power sequence.									
RST7UPSLT	5:3		3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7									

## MAX77714

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

BITFIELD	BITS	DESCRIPTION
RST7DNSLT	2:0	3'b000 = Slot 0 3'b001 = Slot 1 3'b010 = Slot 2 3'b011 = Slot 3 3'b100 = Slot 4 3'b101 = Slot 5 3'b110 = Slot 6 3'b111 = Slot 7

SD0\_CFG1 (0x40)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	SD0VOUT[6:0]						
<b>Reset</b>	0b0	OTP						
<b>Access Type</b>	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION						
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care						
SD0VOUT	6:0	This 7-bit configuration is a linear transfer function that starts at 0.26V, ends at 1.52V, with 10mV increments. $VSD1 = 0.26V + ((SD0VOUT[6:0] - 1) \times 10mV)$ <b>Note:</b> The 0x00 setting is reserved.						

SD1\_CFG1 (0x41)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	SD1VOUT[6:0]						
<b>Reset</b>	0b0	OTP						
<b>Access Type</b>	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION						
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care						
SD1VOUT	6:0	This 7-bit configuration is a linear transfer function that starts at 0.26V, ends at 1.52V, with 10mV increments. $VSD1 = 0.26V + ((SD1VOUT[6:0] - 1) \times 10mV)$ <b>Note:</b> The 0x00 setting is reserved.						

SD2\_CFG1 (0x42)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD2VOUT[7:0]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	BITS	DESCRIPTION						
SD2VOUT	7:0	This 8-bit configuration is a linear transfer function that starts at 0.6V, ends at 2.194V, with 6.25mV increments. $VSD2 = 0.6V + (SD2VOUT[7:0] \times 6.25mV)$						

SD3\_CNFG1 (0x43)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD3VOUT[7:0]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	BITS		DESCRIPTION					
SD3VOUT	7:0		This 8-bit configuration is a linear transfer function that starts at 0.6V, ends at 3.7875V, with 12.5mV increments. $VSD3 = 0.6V + (SD3VOUT[7:0] \times 12.5mV)$					

SD0\_CNFG2 (0x44)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	SD0_SSRA MP	RSVD	RSVD	SD0FSREN	SD0ADDIS	SD0FPWM EN
<b>Reset</b>	0b0	0b0	OTP	0b0	0b0	0b1	OTP	0b0
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
SD0_SSRA MP	5		0 = 2.5mV/μs Ramp rate 1 = 10mV/μs Ramp rate This bit was changed from function to OTP only to avoid the BUCKOV issue when the ramp rate is changed on the fly, from 10mV to 2.5mV. Customer does not change this setting on the fly, and to avoid a false trigger this bit is converted to OTP only.					
RSVD	4		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	3		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
SD0FSREN	2		0 = Active Discharge Disabled SD0 is allowed to operate in skip mode during the time the output voltage decreases (only if SD0FPWMEN = 0). In skip mode, SD0 cannot sink current from the output capacitor and the output voltage falling slew rate is a function of the external load. If the external load is heavy, then the output voltage falling slew rate becomes the fixed output voltage ramp rate. If the external load is light, then the output voltage falling slew rate becomes a function of the output capacitance and the external load. Note that the internal feedback string always imposes a 2μA load on the output.  1 = Active-discharge enabled. SD0 operates in forced PWM mode during the time the output voltage decreases. With forced PWM mode enabled, SD0 can sink current from the output capacitor to ensure that the output voltage falls at the rate fixed for output voltage ramp. To ensure a smooth output voltage decrease, the PWM mode remains engaged for 50μs after the output voltage decreases to its target voltage.					

BITFIELD	BITS	DESCRIPTION
SD0ADDIS	1	0 = The active discharge function is enabled. When SD0 converter is disabled, an internal 100Ω discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When SD0 converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When SD1 converter is disabled, the internal 100Ω discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.
SD0FPWMEN	0	0 = SD0 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases. 1 = SD0 converter operates with fixed frequency under all load conditions.

**SD0\_CNFG3 (0x45)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD0_BO_THR[1:0]		SD0_BO_HYS[1:0]		RSVD		SD0_BO_PR[1:0]	SD0_OV_T_HR
<b>Reset</b>	OTP		OTP		0x0		0b11	OTP
<b>Access Type</b>	Write, Read		Write, Read		Write, Read		Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
SD0_BO_THR	7:6	This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD0VOUT[6:0]), that starts at 75%, and ends at 90% in 5% increments.  <b>Note:</b> With 24μF of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8μs. For prototype margin testing, it is recommended to use the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.  2'b00 = 75% 2'b01 = 80% 2'b10 = 85% 2'b11 = 90%
SD0_BO_HYS	5:4	This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD0VOUT[6:0]), that starts at 5%, and ends at 20% in 5% increments.  2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD0_BO_PR	2:1	This 2-bit configuration provides four settings for response time (and I <sub>Q</sub> ).  2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow

BITFIELD	BITS	DESCRIPTION
SD0_OV_THR	0	<p>This 1-bit configuration provides two options for SD0 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD0VOUT[6:0]). 0 = 108.3% 1 = 116.6%</p> <p><b>Note:</b> With 24<math>\mu</math>F of effective output capacitance and the 1.0V target output voltage, corner simulations show an overshoot of 70mV (2.5%) for a 3A to 10mA step in 4.8<math>\mu</math>s. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.</p>

**SD1\_CNFG2 (0x46)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	SD1_SSRA_MP	RSVD	RSVD	SD0FSREN	SD0ADDIS	SD0FPWMEN
<b>Reset</b>	0b0	0b0	OTP	0b0	0b0	0b1	OTP	0b0
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
SD1_SSRA_MP	5	This bit was changed from function to OTP only to avoid the BUCKOV issue when the ramp rate is changed on the fly from 10mV to 2.5mV. Customer does not change this setting on the fly, and to avoid any false trigger, this bit is converted to OTP only.	0x0: 2.5mV/ $\mu$ s 0x1: 10mV/ $\mu$ s Ramp rate
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.	
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.	

BITFIELD	BITS	DESCRIPTION	DECODE
SD0FSREN	2	<p>0 = Active discharge disabled. SD0 is allowed to operate in skip mode during the time the output voltage decreases (only if SD1FPWMEN = 0). In skip mode, SD1 cannot sink current from the output capacitor and the output voltage falling slew rate is a function of the external load. If the external load is heavy, then the output voltage falling slew rate becomes the fixed output voltage ramp rate. If the external load is light, then the output voltage falling slew rate becomes a function of the output capacitance and the external load. Note that the internal feedback string always imposes a 2<math>\mu</math>A load on the output.</p> <p>1 = Active discharge enabled. SD1 operates in forced PWM mode during the time the output voltage decreases. With forced PWM mode enabled, SD1 sinks current from the output capacitor to ensure that the output voltage falls at the rate fixed for output voltage ramp. To ensure a smooth output voltage decrease, the PWM mode remains engaged for 50<math>\mu</math>s after the output voltage decreases to its target voltage.</p>	
SD0ADDIS	1	<p>0 = The active discharge function is enabled. When the SD1 converter is disabled, an internal 100<math>\Omega</math> discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the SD1 converter is enabled, the discharge resistor is disconnected from the output.</p> <p>1 = The active discharge function is disabled. When the SD1 converter is disabled, the internal 100<math>\Omega</math> discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.</p>	
SD0FPWMEN	0	<p>0 = SD0 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases.</p> <p>1 = SD0 converter operates with fixed frequency under all load conditions.</p>	

**SD1\_CNFG3 (0x47)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD1_BO_THR[1:0]		SD1_BO_HYS[1:0]		RSVD	SD1_BO_PR[1:0]		SD1_OV_T_HR
<b>Reset</b>	OTP		OTP		0b0	0b11		OTP
<b>Access Type</b>	Write, Read		Write, Read		Write, Read	Write, Read		Write, Read

BITFIELD	BITS	DESCRIPTION
SD1_BO_THR	7:6	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.</p> <p><b>Note:</b> With 24<math>\mu</math>F of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8<math>\mu</math>s. For prototype margin testings it is recommended to use the tighter 90% threshold to screen for potential issues. However for production devices, it is recommended to use the 85% setting.</p> <p>2'b00 = 75% 2'b01 = 80% 2'b10 = 85% 2'b11 = 90%</p>
SD1_BO_HYS	5:4	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments.</p> <p>2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%</p>
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD1_BO_PR	2:1	<p>This 2-bit configuration provides four settings for response time (and Iq).</p> <p>2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow</p>
SD1_OV_THR	0	<p>This 1-bit configuration provides two options for SD1 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD1VOUT[6:0]).</p> <p>0 = 108.3% 1 = 116.6%</p> <p><b>Note:</b> With 24<math>\mu</math>F of effective output capacitance and the 1.0V target output voltage, corner simulations show an overshoot of 70mV (2.5%) for a 3A to 10mA step in 4.8<math>\mu</math>s. For prototype margin testings it is recommended to use the tighter 108.3% threshold to screen for potential issues. However for production devices, it is recommended to use the 116.6% setting.</p>

**SD2\_CNFG2 (0x48)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD2ADDIS	SD2FPWMEN
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	OTP	0b0
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					

BITFIELD	BITS	DESCRIPTION
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD2ADDIS	1	0 = The active discharge function is enabled. When the SD2 converter is disabled, an internal 100Ω discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the SD2 converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When the SD2 converter is disabled, the internal 100Ω discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.
SD2FPWMEN	0	0 = SD2 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases. 1 = SD2 converter operates with fixed frequency under all load conditions.

#### SD2\_CNF3 (0x49)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD2_BO_THR[1:0]			SD2_BO_HYS[1:0]			RSVD	SD2_BO_PR[1:0]
<b>Reset</b>	OTP			OTP			0b0	OTP
<b>Access Type</b>	Write, Read			Write, Read			Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
SD2_BO_THR	7:6	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.</p> <p><b>Note:</b> With 24μF of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8μs. For prototype margin testing, it is recommended to use the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.</p> <p>2'b00 = 75%    2'b01 = 80%    2'b10 = 85%    2'b11 = 90%</p>
SD2_BO_HYS	5:4	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD2VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments.</p> <p>2'b00 = 5%    2'b01 = 10%    2'b10 = 15%    2'b11 = 20%</p>
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.

BITFIELD	BITS	DESCRIPTION
SD2_BO_PR	2:1	<p>This 2-bit configuration provides four settings for response time (and I<sub>Q</sub>).</p> <p>2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow</p>
SD2_OV_THR	0	<p>This 1-bit configuration provides two options for SD2 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD2VOUT[7:0]).</p> <p>0 = 108.3% 1 = 116.6%</p> <p><b>Note:</b> With 13µF of effective output capacitance and the 1.2V target output voltage, corner simulations show an overshoot of 133mV (11%) for a 2A to 10mA step in 3.2µs. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.</p>

SD3\_CNFG2 (0x4A)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	SD3ADDIS	SD3FPWMEN
<b>Reset</b>	0b0	0b0	0b0	0b0	0b0	0b0	OTP	0b0
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	6	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	5	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	4	Blank. There is no physical bit at this location. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD3ADDIS	1	0 = The active discharge function is enabled. When the SD3 converter is disabled, an internal 100Ω discharge resistor is connected to the output to discharge the energy stored in the output capacitor. When the SD3 converter is enabled, the discharge resistor is disconnected from the output. 1 = The active discharge function is disabled. When the SD3 converter is disabled, the internal 100Ω discharge resistor is not connected to the output, and the discharge rate is dependent on the output capacitance and the load present.
SD3FPWMEN	0	0 = SD3 converter automatically skips pulses under light load conditions and transfers to fixed frequency operation as the load current increases. 1 = SD3 converter operates with fixed frequency under all load conditions.

**SD3\_CNFG3 (0x4B)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SD3_BO_THR[1:0]		SD3_BO_HYS[1:0]		RSVD	SD3_BO_PR[1:0]		SD3_OV_T_HR
<b>Reset</b>	OTP		OTP		0b0	0b11		OTP
<b>Access Type</b>	Write, Read		Write, Read		Write, Read	Write, Read		Write, Read

BITFIELD	BITS	DESCRIPTION
SD3_BO_THR	7:6	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD1VOUT[6:0]), that starts at 75%, ends at 90% in 5% increments.</p> <p><b>Note:</b> With 24<math>\mu</math>F of effective output capacitance and the 1.0V target output voltage, corner simulations show an undershoot of 180mV (6.5%) for a 10mA to 3mA step in 4.8<math>\mu</math>s. For prototype margin testing, it is recommended to use the tighter 90% threshold to screen for potential issues. However, for production devices, it is recommended to use the 85% setting.</p> <p>2'b00 = 75% 2'b01 = 80% 2'b10 = 85% 2'b11 = 90%</p>
SD3_BO_HYS	5:4	<p>This 2-bit configuration is a linear transfer function, expressed as a % of output voltage setting (SD3VOUT[6:0]), that starts at 5%, ends at 20% in 5% increments.</p> <p>2'b00 = 5% 2'b01 = 10% 2'b10 = 15% 2'b11 = 20%</p>
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
SD3_BO_PR	2:1	<p>This 2-bit configuration provides four settings for response time (and I<sub>q</sub>).</p> <p>2'b00 = Fast 2'b01 = Medium-fast 2'b10 = Medium-slow 2'b11 = Slow</p>
SD3_OV_THR	0	<p>This 1-bit configuration provides two options for SD3 output over-voltage comparator rising threshold, expressed as a % of the output voltage setting (SD2VOUT[7:0]).</p> <p>0 = 108.3% 1 = 116.6%</p> <p><b>Note:</b> With 13<math>\mu</math>F of effective output capacitance and the 1.2V target output voltage, corner simulations show an overshoot of 133mV (11%) for a 2A to 10mA step in 3.2<math>\mu</math>s. For prototype margin testing, it is recommended to use the tighter 108.3% threshold to screen for potential issues. However, for production devices, it is recommended to use the 116.6% setting.</p>

LDO\_CFG1\_L0 (0x50)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L0[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L0	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 2.375V, with 25mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 25mV).

LDO\_CFG2\_L0 (0x51)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L0	ALPM_EN_L0	RSVD	RSVD	POK_L0	RSVD	ADE_L0	SS_L0
<b>Reset</b>	OTP	OTP	0b0	0b0	0b0	0b0	OTP	OTP
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L0	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L0	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
POK_L0	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L0	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L0	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.

LDO\_CFG1\_L1 (0x52)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L1[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
VOUT_LDO_L1	5:0		This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 2.375V, with 25mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 25mV).					

LDO\_CFG2\_L1 (0x53)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L1	ALPM_EN_L1	RSVD	RSVD	POK_L1	RSVD	ADE_L1	SS_L1
<b>Reset</b>	OTP	OTP	0b0	0b0	0b0	0b0	OTP	OTP
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
OVCLMP_EN_L1	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L1	6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
RSVD	5		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	4		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
POK_L1	3		0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.					
RSVD	2		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
ADE_L1	1		0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.					
SS_L1	0		(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/μs. 1 = Slow start-up and dynamic voltage change = 5mV/μs.					

LDO\_CFG1\_L2 (0x54)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L2[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L2	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).

LDO\_CFG2\_L2 (0x55)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L2	ALPM_EN_L2	COMP_L2[1:0]	POK_L2	RSVD	ADE_L2	SS_L2	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L2	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L2	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L2	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDO output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L2	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L2	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L2	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/ $\mu$ s. 1 = Slow start-up and dynamic voltage change = 5mV/ $\mu$ s.

LDO\_CFG1\_L3 (0x56)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L3[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L3	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).

LDO\_CFG2\_L3 (0x57)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L3	ALPM_EN_L3	COMP_L3[1:0]	POK_L3	RSVD	ADE_L3	SS_L3	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L3	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L3	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L3	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L3	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L3	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L3	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/ $\mu$ s. 1 = Slow start-up and dynamic voltage change = 5mV/ $\mu$ s.

LDO\_CFG1\_L4 (0x58)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L4[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L4	5:0	This 6-bit configuration is a linear transfer function that starts at 0.4V and ends at 1.275V, with 12.5mV increments.

LDO\_CFG2\_L4 (0x59)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L4	ALPM_EN_L4	COMP_L4[1:0]	POK_L4	RSVD	ADE_L4	SS_L4	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L4	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L4	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L4	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_4. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L4	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L4	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L4	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/ $\mu$ s. 1 = Slow start-up and dynamic voltage change = 5mV/ $\mu$ s.

LDO\_CFG1\_L5 (0x5A)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L5[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L5	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).

LDO\_CFG2\_L5 (0x5B)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L5	ALPM_EN_L5	COMP_L5[1:0]	POK_L5	RSVD	ADE_L5	SS_L5	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L5	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L5	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L5	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L5	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L5	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L5	0	(Applies to both start-up and output voltage setting changes) 0 = Fast start-up and dynamic voltage change = 100mV/ $\mu$ s. 1 = Slow start-up and dynamic voltage change = 5mV/ $\mu$ s.

LDO\_CFG1\_L6 (0x5C)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L6[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L6	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).

LDO\_CFG2\_L6 (0x5D)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L6	ALPM_EN_L6	COMP_L6[1:0]	POK_L6	RSVD	ADE_L6	SS_L6	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L6	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L6	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L6	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L6	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L6	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L6	0	(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.

LDO\_CFG1\_L7 (0x5E)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L7[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
VOUT_LDO_L7	5:0	This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).

LDO\_CFG2\_L7 (0x5F)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L7	ALPM_EN_L7	COMP_L7[1:0]	POK_L7	RSVD	ADE_L7	SS_L7	
<b>Reset</b>	OTP	OTP	OTP	0b0	0b0	OTP	OTP	
<b>Access Type</b>	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION
OVCLMP_EN_L7	7	0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).
ALPM_EN_L7	6	0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.
COMP_L7	5:4	0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output capacitor loop has a series R-L-C output impedance of 50mW, 5nH, and $\geq$ COUT_x. This output impedance corresponds to an output capacitor that is placed directly at the output pins of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between OUTxx and GND (default).
POK_L7	3	0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
ADE_L7	1	0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.
SS_L7	0	(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.

LDO\_CNFG1\_L8 (0x60)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	VOUT_LDO_L8[5:0]					
<b>Reset</b>	0b0	0b0	OTP					
<b>Access Type</b>	Write, Read	Write, Read	Write, Read					
BITFIELD	BITS		DESCRIPTION					
RSVD	7		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
RSVD	6		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
VOUT_LDO_L8	5:0		This 6-bit configuration is a linear transfer function that starts at 0.8V and ends at 3.95V, with 50mV increments. VLDO = 0.8V + (VOUT_LDO[5:0] x 50mV).					

LDO\_CNFG2\_L8 (0x61)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	OVCLMP_E_N_L8	ALPM_EN_L8	RSVD[1:0]		POK_L8	RSVD	ADE_L8	SS_L8
<b>Reset</b>	OTP	OTP	0b00		0b0	0b0	OTP	OTP
<b>Access Type</b>	Write, Read	Write, Read	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
OVCLMP_EN_L8	7		0 = Overvoltage clamp disabled. 1 = Overvoltage clamp enabled (default).					
ALPM_EN_L8	6		0 = Auto low-power mode is disabled (default). 1 = Auto low-power mode is enabled.					
RSVD	5:4		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
POK_L8	3		0 = The voltage is less than the POK threshold. 1 = The voltage is above the POK threshold.					
RSVD	2		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
ADE_L8	1		0 = The active discharge function is disabled. When the regulator is disabled, the internal active-discharge resistor is not connected to its output and the output voltage decays at a rate that is determined by the output capacitance and the external load. When the regulator is enabled, the internal active-discharge resistor is not connected to its output. 1 = The active discharge function is enabled. When the regulator is disabled, an internal active-discharge resistor is connected to its output which discharges the energy stored in the output capacitance. When this regulator is enabled, the internal active-discharge resistor is disconnected from its output.					
SS_L8	0		(Applies to both start-up and output voltage setting changes) 0 = Fast startup and dynamic voltage change = 100mV/μs. 1 = Slow startup and dynamic voltage change = 5mV/μs.					

LDO CNFG3 (0x62)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD[6:0]							L_B_EN
<b>Reset</b>	0b0000000							0b0
<b>Access Type</b>	Write, Read							Write, Read
BITFIELD	BITS		DESCRIPTION					
RSVD	7:1		Reserved. Unutilized bit. Write to 0. Reads are don't care.					
L_B_EN	0		0 = Bias is disabled if all LDOs are disabled (default). 1 = Bias is enabled.					

CNFG GPIO0 (0x70)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	DBNC0[1:0]		REFE_IRQ[1:0]		DO0	DI0	DIR0	PPDRV0
<b>Reset</b>	0b0		0b0		0b0	0b0	0b0	0b0
<b>Access Type</b>	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPTION					
DBNC0	7:6		When set for GPO (DIRx = 0): DBNCx are don't care when GPO.					
			When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms					
REFE_IRQ	5:4		When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.					
			When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt					
DO0	3		When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)					
			When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.					

BITFIELD	BITS	DESCRIPTION
DIO	2	<p>When set for GPO (DIRx = 0): Dlx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by Dlx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR0	1	<p>When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high</p>
PPDRV0	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG GPIO1 (0x71)**

BIT	7	6	5	4	3	2	1	0
Field	DBNC1[1:0]		REFE_IRQ[1:0]		DO1	DI1	DIR1	PPDRV1
Reset	0b0		0b0		0b0	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC1	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms</p>

BITFIELD	BITS	DESCRIPTION
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.</p> <p>0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt</p>
DO1	3	<p>When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx.</p> <p>0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</p> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI1	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</p> <p>0 = Input logic-low 1 = Input logic-high</p> <p>When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR1	1	<p>When AMEx = 0: GPIOx direction.</p> <p>0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low.</p> <p>0 = Active-low 1 = Active-high</p>
PPDRV1	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx.</p> <p>0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG\_GPIO2 (0x72)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	DBNC2[1:0]		REFE_IRQ[1:0]		DO2	DI2	DIR2	PPDRV2
<b>Reset</b>	0b0		0b0		0b0	0b0	0b0	0b0
<b>Access Type</b>	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC2	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges.</p> <ul style="list-style-type: none"> <li>0b00 = No debounce</li> <li>0b01 = 8ms</li> <li>0b10 = 16ms</li> <li>0b11 = 32ms</li> </ul>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.</p> <ul style="list-style-type: none"> <li>0b00 = Mask interrupt</li> <li>0b01 = Falling edge interrupt</li> <li>0b10 = Rising edge interrupt</li> <li>0b11 = Falling and rising edge interrupt</li> </ul>
DO2	3	<p>When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx.</p> <ul style="list-style-type: none"> <li>0 = Logic low</li> <li>1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</li> </ul> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI2	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</p> <ul style="list-style-type: none"> <li>0 = Input logic-low</li> <li>1 = Input logic-high</li> </ul> <p>When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR2	1	<p>When AMEx = 0: GPIOx direction.</p> <ul style="list-style-type: none"> <li>0 = General purpose output (GPO)</li> <li>1 = General purpose input (GPI)</li> </ul> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low.</p> <ul style="list-style-type: none"> <li>0 = Active-low</li> <li>1 = Active-high</li> </ul>

BITFIELD	BITS	DESCRIPTION
PPDRV2	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG\_GPIO3 (0x73)**

BIT	7	6	5	4	3	2	1	0
Field	DBNC3[1:0]		REFE_IRQ[1:0]		DO3	DI3	DIR3	PPDRV3
Reset	0b0		0b0		0b0	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC3	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms</p>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt</p>
DO3	3	<p>When set for GPO (DIRx = 0): GPIO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</p> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PEEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI3	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>

BITFIELD	BITS	DESCRIPTION
DIR3	1	<p>When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high</p>
PPDRV3	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG GPIO4 (0x74)**

BIT	7	6	5	4	3	2	1	0
Field	DBNC4[1:0]		REFE_IRQ[1:0]		DO4	DI4	DIR4	PPDRV4
Reset	0b0		0b0		0b0	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC4	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms</p>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt</p>

BITFIELD	BITS	DESCRIPTION
DO4	3	<p>When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</p> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI4	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR4	1	<p>When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high</p>
PPDRV4	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG\_GPIO5 (0x75)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	DBNC5[1:0]		REFE_IRQ[1:0]		DO5	DI5	DIR5	PPDRV5
<b>Reset</b>	0b0		0b0		0b0	0b0	0b0	0b0
<b>Access Type</b>	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC5	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges.</p> <ul style="list-style-type: none"> <li>0b00 = No debounce</li> <li>0b01 = 8ms</li> <li>0b10 = 16ms</li> <li>0b11 = 32ms</li> </ul>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx.</p> <ul style="list-style-type: none"> <li>0b00 = Mask interrupt</li> <li>0b01 = Falling edge interrupt</li> <li>0b10 = Rising edge interrupt</li> <li>0b11 = Falling and rising edge interrupt</li> </ul>
DO5	3	<p>When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx.</p> <ul style="list-style-type: none"> <li>0 = Logic low</li> <li>1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</li> </ul> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI5	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx.</p> <ul style="list-style-type: none"> <li>0 = Input logic-low</li> <li>1 = Input logic-high</li> </ul> <p>When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR5	1	<p>When AMEx = 0: GPIOx direction.</p> <ul style="list-style-type: none"> <li>0 = General purpose output (GPO)</li> <li>1 = General purpose input (GPI)</li> </ul> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low.</p> <ul style="list-style-type: none"> <li>0 = Active-low</li> <li>1 = Active-high</li> </ul>

BITFIELD	BITS	DESCRIPTION
PPDRV5	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG\_GPIO6 (0x76)**

BIT	7	6	5	4	3	2	1	0
Field	DBNC6[1:0]		REFE_IRQ[1:0]		DO6	DI6	DIR6	PPDRV6
Reset	0b0		0b0		0b0	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC6	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms</p>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt</p>
DO6	3	<p>When set for GPO (DIRx = 0): GPIO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</p> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PEEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI6	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>

BITFIELD	BITS	DESCRIPTION
DIR6	1	<p>When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high</p>
PPDRV6	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**CNFG GPIO7 (0x77)**

BIT	7	6	5	4	3	2	1	0
Field	DBNC7[1:0]		REFE_IRQ[1:0]		DO7	DIT7	DIR7	PPDRV7
Reset	0b0		0b0		0b0	0b0	0b0	0b0
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION
DBNC7	7:6	<p>When set for GPO (DIRx = 0): DBNCx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Debounce configuration. GPIx has the following debounce times for both rising and falling edges. 0b00 = No debounce 0b01 = 8ms 0b10 = 16ms 0b11 = 32ms</p>
REFE_IRQ	5:4	<p>When set for GPO (DIRx = 0): REFE_IRQx are don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is programmed with REFE_IRQx. 0b00 = Mask interrupt 0b01 = Falling edge interrupt 0b10 = Rising edge interrupt 0b11 = Falling and rising edge interrupt</p>

BITFIELD	BITS	DESCRIPTION
DO7	3	<p>When set for GPO (DIRx = 0): GPO output drive level is programmed with DOx. 0 = Logic low 1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)</p> <p>When set for GPI (DIRx = 1): 0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pull-up. 1 = Set DOx to 1 and set PDEx to 1 to enable the internal pull-down. See the <i>GPIO Programming Matrix</i> section for more information.</p>
DI7	2	<p>When set for GPO (DIRx = 0): DIx is a don't care when GPO.</p> <p>When set for GPI (DIRx = 1): Input Drive Level. GPIOx input logic level is specified by DIx. 0 = Input logic-low 1 = Input logic-high When DIRx = 1, this bit is read only, writes to this bit are ignored.</p>
DIR7	1	<p>When AMEx = 0: GPIOx direction. 0 = General purpose output (GPO) 1 = General purpose input (GPI)</p> <p>When AMEx = 1: When GPIO1/2/3/4 is set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input, DIR0/5/6 (respectively) determines if the signal is active high or active low. 0 = Active-low 1 = Active-high</p>
PPDRV7	0	<p>When set for GPO (DIRx = 0): Push-pull output drive. GPIO output configuration is determined by PPDRVx. 0 = Open-drain 1 = Push-pull</p> <p>When set for GPI (DIRx = 1): PPDRVx is a don't care when GPI.</p>

**PUE\_GPIO (0x78)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PUE7	PUE6	PUE5	PUE4	PUE3	PUE2	PUE1	PUE0
<b>Reset</b>	0b0							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
PUE7	7	<p>GPOIx Pullup Enable 0 = Pullup disabled 1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>

BITFIELD	BITS	DESCRIPTION
PUE6	6	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PUE5	5	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PUE4	4	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PUE3	3	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PUE2	2	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PUE1	1	<p>GPOIx Pullup Enable            0 = Pullup disabled            1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>

BITFIELD	BITS	DESCRIPTION
PUE0	0	<p>GPOIx Pullup Enable 0 = Pullup disabled 1 = Pullup enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>

**PDE\_GPIO (0x79)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	PDE7	PDE6	PDE5	PDE4	PDE3	PDE2	PDE1	PDE0
<b>Reset</b>	0b0							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
PDE7	7	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE6	6	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE5	5	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE4	4	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>

BITFIELD	BITS	DESCRIPTION
PDE3	3	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE2	2	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE1	1	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>
PDE0	0	<p>GPOIx Pulldown Enable 0 = Pulldown disabled 1 = Pulldown enabled</p> <p>See the <i>GPIO Programming Matrix</i> section for more information.</p> <p>It is recommended that users disable the pullup and pulldown resistors for GPIO7 when it operates in alternate mode.</p>

AME\_GPIO (0x7A)

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	AME7	AME6	AME5	AME4	AME3	AME2	AME1	AME0
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
AME7	7	<p>Alternate Mode Enable for GPIO7. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high Output.</p>
AME6	6	<p>Alternate Mode Enable for GPIO6. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)</p>
AME5	5	<p>Alternate Mode Enable for GPIO5. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)</p>

BITFIELD	BITS	DESCRIPTION
AME4	4	Alternate Mode Enable for GPIO4. 0 = Standard GPI or GPO as programmed by DIR4. 1 = 32kHz output (32k_OUT1)
AME3	3	Alternate Mode Enable for GPIO3. 0 = Standard GPI or GPO as programmed by DIR4. 1 = ACOK input
AME2	2	Alternate Mode Enable for GPIO2. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.
AME1	1	Alternate Mode Enable for GPIO1. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.
AME0	0	Alternate Mode Enable for GPIO0. 0 = Standard GPI or GPO as programmed by DIR1. 1 = Flexible power sequencer active-high output.

**CID0 (0xB0)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SR[7:0]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	DESCRIPTION							
SR	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.							

**CID1 (0xB1)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SR[15:8]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	DESCRIPTION							
SR	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.							

**CID2 (0xB2)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SR[23:16]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	DESCRIPTION							
SR	SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number.							

**CID3 (0xB3)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	DIDM[3:0]					DIDO[3:0]		
<b>Reset</b>	Metal Version					OTP		
<b>Access Type</b>	Write, Read					Write, Read		

BITFIELD	BITS	DESCRIPTION
DIDM	7:4	4'b0000 = Initial metal mask (device version 1) 4'b0001 = First metal revision (device version 2) 4'b0010 and above are reserved for future revisions.
DIDO	3:0	0x0 = Preproduction device 0x1 = Production device 0x2 = Experimental device 0x3 and above are reserved for future uses.

**CID4 (0xB4)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	DRV[7:0]							
<b>Reset</b>	OTP							
<b>Access Type</b>	Write, Read							
BITFIELD	BITS	DESCRIPTION						
DRV	7:0	These bits track the OTP configuration for each part.						

**CNFG\_BBC (0x80)**

BIT	7	6	5	4	3	2	1	0				
<b>Field</b>	BBCRS[1:0]		BBCLOWIE N	BBCVS[1:0]		BBCCS[1:0]		BBCEN				
<b>Reset</b>	0b01		0b0	0b00		0b00		0b0				
<b>Access Type</b>	Write, Read		Write, Read	Write, Read		Write, Read		Write, Read				
BITFIELD	BITS		DESCRIPTION									
BBCRS	7:6		0x00 = 0.1kΩ 0x01 = 1kΩ 0x02 = 3kΩ 0x03 = 6kΩ									
BBCLOWIEN	5		0 = Enable 1 = Disable									
BBCVS	4:3		0x00 = 2.5V 0x01 = 3.0V 0x02 = 3.3V 0x03 = 3.5V									

BITFIELD	BITS	DESCRIPTION
BBCCS	2:1	BBCLOWIEN = 0 0x00 = 50µA 0x01 = 50µA 0x02 = 50µA 0x03 = 100µA BBCLOWIEN = 1 0x00 = 200µA 0x01 = 600µA 0x10 = 800µA 0x11 = 400µA
BBCEN	0	0 = Backup battery charger off 1 = Backup battery charger on

**I2C\_CTRL1 (0xC0)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	RSVD	RSVD	PAIR	RSVD	RSVD	WD_EN	HS_EXT
<b>Reset</b>	0b0							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
PAIR	4	0 = Pair address mode is disabled and sequential mode is used for multiple register write protocol. 1 = Pair address mode is enabled for multiple register write protocol.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
WD_EN	1	0 = Watchdog function is disabled (I <sup>2</sup> C Rev 4.0 compliant) 1 = Watchdog function is enabled (SMBus compatible)
HS_EXT	0	0 = HS-mode extension is disabled (I <sup>2</sup> C Rev 4.0 compliant) 1 = HS-mode extension is enabled. HS-mode is enabled without HS-mode entrance code and keeps HS-mode during and after STOP condition.


**I2C\_CTRL2 (0xC1)**

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	RSVD	I2CWP						
<b>Reset</b>	0b0							
<b>Access Type</b>	Write, Read							

BITFIELD	BITS	DESCRIPTION
RSVD	7	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	6	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	5	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	4	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	3	Reserved. Unutilized bit. Write to 0. Reads are don't care.

BITFIELD	BITS	DESCRIPTION
RSVD	2	Reserved. Unutilized bit. Write to 0. Reads are don't care.
RSVD	1	Reserved. Unutilized bit. Write to 0. Reads are don't care.
I2CWP	0	<p>0 = Disable write protect for all registers in the PMIC. Writes to any register through the I<sup>2</sup>C write protocol results in the data value being written to the register.</p> <p>1 = Enable write protect for all registers in the PMIC. Writes to any register through the I<sup>2</sup>C write protocol does NOT result in the data value being written to the register.</p> <p>The STOP condition at the end of an I<sup>2</sup>C transaction resets this bit back to its default value.</p>

## Typical Application Circuit



---

**MAX77714**

Complete System PMIC, Featuring  
13 Regulators, 8 GPIOs, RTC, and Flexible Power  
Sequencing for Multicore Applications

**Ordering Information**

PART NUMBER	TEMP. RANGE	PIN-PACKAGE
MAX77714EWC+T	-40°C to +85°C	70-Bump, 0.4mm Pitch, WLP, 4.1mm x 3.25mm x 0.7mm; CID4 = 0x01
MAX77714FEWC+T	-40°C to +85°C	70-Bump, 0.4mm Pitch, WLP, 4.1mm x 3.25mm x 0.7mm; CID4 = 0x06
MAX77714FEWC+	-40°C to +85°C	70-Bump, 0.4mm Pitch, WLP, 4.1mm x 3.25mm x 0.7mm; CID4 = 0x06

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/18	Initial release	—
1	7/19	Updated <i>Simplified Block Diagram</i> and TOC36, added MAX77714F to the <i>Ordering Information</i> table, and indicated which bits are OTP programmable in the <i>Register Map</i> tables	2, 39, 81–83, 97, 100–104, 106–119, 121, 123–150, 163–166, 170

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

[MAX77714EWC+](#) [MAX77714EWC+T](#) [MAX77714FEWC+T](#)

**Данный компонент на территории Российской Федерации****Вы можете приобрести в компании MosChip.**

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибуторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ Р В 0015-002 и ЭС РД 009

**Офис по работе с юридическими лицами:**

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: [info@moschip.ru](mailto:info@moschip.ru)

Skype отдела продаж:

moschip.ru  
moschip.ru\_4

moschip.ru\_6  
moschip.ru\_9