


### DATA SHEET

# **General Description**

The IDT8T53S111I is a high-performance differential LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8T53S111I is characterized to operate from a 3.3V and 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the IDT8T53S111I ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and ten low skew outputs are available. The integrated V<sub>REF</sub> voltage generator enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.


# **Block Diagram**



#### **Features**

- Ten low skew, low additive jitter LVPECL outputs
- Two selectable, differential LVPECL clock inputs
- Differential pairs can accept the following differential input levels: LVDS, LVPECL and CML
- Maximum input clock frequency: 2.5GHz
- LVCMOS interface levels for the control input (input select)
- Output skew: 15ps (typical)
- Propagation delay: 250ps (typical)
- Additive phase jitter, RMS; f<sub>REF</sub> = 156.25MHz (12kHz 20MHz): 30fs (typical)
- Full 3.3V and 2.5V supply voltage
- Maximum device current consumption (IFF): 126mA
- Lead-free (RoHS 6) 32-Lead VFQFN package
- -40°C to 85°C ambient operating temperature

# **Pin Assignment**



#### IDT8T53S111I 32-lead VFQFN

5mm x 5mm x 0.925mm package body 3.15mm x 3.15mm E-Pad

NL Package, Top View

**Table 1. Pin Descriptions** 

| Number           | Name             | Ty     | ре                  | Description   |
|------------------|------------------|--------|---------------------|---|
| 1                | V <sub>CC</sub>  | Power  |                     | Power supply pin.   |
| 2                | SEL              | Input  | Pulldown            | Reference select control. See Table 3 for function. LVCMOS/LVTTL interface levels.          |
| 3                | PCLK0            | Input  | Pulldown            | Non-inverting differential LVPECL clock/data input.   |
| 4                | nPCLK0           | Input  | Pulldown/<br>Pullup | Inverting differential LVPECL clock input.  |
| 5                | V <sub>REF</sub> | Output |                     | Bias voltage generator for the nPCLK[0:1] inputs in single-ended input signal applications. |
| 6                | PCLK1            | Input  | Pulldown            | Non-inverting differential LVPECL clock/data input.   |
| 7                | nPCLK1           | Input  | Pulldown/<br>Pullup | Inverting differential LVPECL clock input.  |
| 8                | V <sub>EE</sub>  | Power  |                     | Negative power supply pin.  |
| 9, 16,<br>25, 32 | V <sub>CCO</sub> | Power  |                     | Output power supply pins.   |
| 10, 11           | nQ9, Q9          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 12, 13           | nQ8, Q8          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 14, 15           | nQ7, Q7          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 17, 18           | nQ6, Q6          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 19, 20           | nQ5, Q5          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 21, 22           | nQ4, Q4          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 23, 24           | nQ3, Q3          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 26, 27           | nQ2, Q2          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 28, 29           | nQ1, Q1          | Output |                     | Differential output pair. LVPECL interface levels.  |
| 30, 31           | nQ0, Q0          | Output |                     | Differential output pair. LVPECL interface levels.  |

NOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 2       |         | pF    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |

# **Function Table**

**Table 3A. SEL Input Selection Function Table** 

| Input       |   |
|-------------|---|
| SEL         | Operation   |
| 0 (default) | PCLK0, nPCLK0 is the selected differential clock input. |
| 1           | PCLK1, nPCLK1 is the selected differential clock input. |

NOTE: SEL is an asynchronous control.

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item  | Rating                          |  |  |
|---|---------------------------------|--|--|
| Supply Voltage, V <sub>CC</sub>   | 4.6V                            |  |  |
| Inputs, V <sub>I</sub>  | -0.5V to V <sub>CC</sub> + 0.5V |  |  |
| Outputs, I <sub>O</sub> (LVPECL)<br>Continuous Current<br>Surge Current | 50mA<br>100mA                   |  |  |
| I <sub>REF</sub>  | ±2mA                            |  |  |
| Package Thermal Impedance, $\theta_{JA}$                                | 48.9°C/W (0 mps)                |  |  |
| Storage Temperature, T <sub>STG</sub>                                   | -65°C to 150°C                  |  |  |

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

| Symbol          | Parameter            | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------|---------|---------|---------|-------|
| V <sub>CC</sub> | Power Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>EE</sub> | Power Supply Current |                 |         | 95      | 126     | mA    |

#### Table 4B. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol          | Parameter            | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------|---------|---------|---------|-------|
| V <sub>CC</sub> | Power Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>EE</sub> | Power Supply Current |                 |         | 90      | 119     | mA    |

Table 4C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

| Symbol               | Parameter          |     | Test Conditions  | Minimum | Typical | Maximum               | Units |
|----------------------|--------------------|-----|--|---------|---------|-----------------------|-------|
| V Input High Voltage |                    |     | V <sub>CC</sub> = 3.465V                                 | 2.2     |         | V <sub>CC</sub> + 0.3 | V     |
| V <sub>IH</sub>      | Input High Voltage |     | V <sub>CC</sub> = 2.625V                                 | 1.7     |         | V <sub>CC</sub> + 0.3 | V     |
| V                    | Input Low Voltage  |     | V <sub>CC</sub> = 3.465V                                 | -0.3    |         | 0.8                   | ٧     |
| V <sub>IL</sub>      |                    |     | V <sub>CC</sub> = 2.625V                                 | -0.3    |         | 0.7                   | V     |
| I <sub>IH</sub>      | Input High Current | SEL | $V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$            |         |         | 150                   | μΑ    |
| I <sub>IL</sub>      | Input Low Current  | SEL | V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V | -10     |         |                       | μΑ    |

Table 4D. LVPECL DC Characteristics,  $V_{CC}$  =  $V_{CCO}$  = 3.3V ± 5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C

| Symbol              | Parameter                        |                                | Test Conditions                | Minimum                | Typical | Maximum                | Units |
|---------------------|----------------------------------|--------------------------------|--------------------------------|------------------------|---------|------------------------|-------|
| I <sub>IH</sub>     | Input High Current               | PCLK0, nPCLK0<br>PCLK1, nPCLK1 | $V_{CC} = V_{IN} = 3.465V$     |                        |         | 150                    | μΑ    |
| I land to a Commant | PCLK0, PCLK1                     | $V_{CC} = 3.465V, V_{IN} = 0V$ | -10                            |                        |         | μΑ                     |       |
| 'IL                 | Input Low Current                | nPCLK0, nPCLK1                 | $V_{CC} = 3.465V, V_{IN} = 0V$ | -150                   |         |                        | μΑ    |
| $V_{REF}$           | Reference Voltage for Input Bias |                                | I <sub>REF</sub> = 2mA         | V <sub>CC</sub> – 1.6  |         | V <sub>CC</sub> – 1.1  | V     |
| V <sub>OH</sub>     | Output High Voltage; NOTE 1      |                                |                                | V <sub>CCO</sub> - 1.6 |         | V <sub>CCO</sub> - 0.6 | V     |
| V <sub>OL</sub>     | Output Low Voltage; NOTE 1       |                                |                                | V <sub>CCO</sub> – 2.0 |         | V <sub>CCO</sub> – 1.3 | V     |

NOTE: Input and output parameters vary 1:1 with V  $_{CC}.$  NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{CCO}$  – 2V.

Table 4E. LVPECL DC Characteristics,  $V_{CC}$  =  $V_{CCO}$  = 2.5V ± 5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C

| Symbol           | Parameter                        |                                | Test Conditions                                | Minimum                | Typical | Maximum                | Units |
|------------------|----------------------------------|--------------------------------|--|------------------------|---------|------------------------|-------|
| I <sub>IH</sub>  | Input High Current               | PCLK0, nPCLK0<br>PCLK1, nPCLK1 | $V_{CC} = V_{IN} = 2.625V$                     |                        |         | 150                    | μΑ    |
|                  | Innuit Laur Cumant               | PCLK0, PCLK1                   | $V_{CC} = 2.625V, V_{IN} = 0V$                 | -10                    |         |                        | μΑ    |
| 'IL              | Input Low Current                | nPCLK0, nPCLK1                 | V <sub>CC</sub> = 2.625V, V <sub>IN</sub> = 0V | -150                   |         |                        | μΑ    |
| V <sub>REF</sub> | Reference Voltage for Input Bias |                                | I <sub>REF</sub> = 2mA                         | V <sub>CC</sub> - 1.6  |         | V <sub>CC</sub> – 1.1  | V     |
| V <sub>OH</sub>  | Output High Voltage; NOTE 1      |                                |  | V <sub>CCO</sub> - 1.4 |         | V <sub>CCO</sub> - 0.8 | V     |
| V <sub>OL</sub>  | Output Low Voltage               | ; NOTE 1                       |  | V <sub>CCO</sub> - 2.0 |         | V <sub>CCO</sub> – 1.4 | V     |

NOTE: Input and output parameters vary 1:1 with V  $_{CC}.$  NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{CCO}$  – 2V.

### **AC Electrical Characteristics**

Table 5. AC Electrical Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

| Symbol                          | Parameter  |                             | Test Conditions  | Minimum | Typical | Maximum                | Units |
|---------------------------------|--|-----------------------------|--|---------|---------|------------------------|-------|
| f <sub>REF</sub>                | Input<br>Frequency   | PCLK[0:1],<br>nPCLK[0:1]    |  |         |         | 2.5                    | GHz   |
| t <sub>PD</sub>                 | Propagation<br>NOTE 1  | Delay;                      | PCLK[0:1], nPCLK[0:1]<br>to any Q[0:9], nQ[0:9]<br>for $V_{PP} = 0.1V$ or 0.3V | 196     | 250     | 300                    | ps    |
| tsk(o)                          | Output Skev  | v; NOTE 2, 3                |  |         | 15      | 50                     | ps    |
| tsk(i)                          | Input Skew;  | NOTE 3                      |  |         | 5       | 25                     | ps    |
| tsk(p)                          | Pulse Skew   |                             | f <sub>REF</sub> = 50MHz   |         | 14      | 38                     | ps    |
| tsk(pp)                         | Part-to-Part Skew;<br>NOTE 3, 4  |                             |  |         | 17      | 115                    | ps    |
| $t_{\sf JIT}$                   | Buffer Additive Phase<br>Jitter, RMS; refer to<br>Additive Phase Jitter<br>Section |                             | f <sub>REF</sub> = 156.52MHz<br>Integration Range: 12kHz – 20MHz               |         | 30      | 120                    | fs    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise  | / Fall Time                 | 20% to 80%   | 50      | 90      | 160                    | ps    |
| MUXISOLATION                    | MUX Isolation  | on; NOTE 5                  | f <sub>REF</sub> = 100MHz  |         | -75     |                        | dB    |
| V                               | Input Peak-t   | o-Peak                      | f ≤ 1.5GHz   | 0.1     |         | 1.5                    | V     |
| $V_{PP}$                        | Voltage; NO  | TE 5                        | f > 1.5GHz   | 0.2     |         | 1.5                    | V     |
| V <sub>CMR</sub>                | Common Mo<br>Voltage; NO   |                             |  | 1.0     |         | V <sub>CCO</sub> - 0.3 | V     |
| V <sub>O(PP)</sub>              | Output Volta<br>Peak-to-Pea  | 0                           | f <sub>REF</sub> ≤ 2GHz  | 0.5     | 0.65    | 0.8                    | V     |
| V <sub>DIFF_OUT</sub>           | Differential C<br>Swing, Peak  | Output Voltage<br>k-to-Peak | $f_{REF} \leq 2GHz$  | 1.0     | 1.3     | 1.6                    | V     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


- NOTE 1: Measured from the differential input crosspoint to the differential output crosspoint.
- NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.
- NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, temperature, frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoints.
- NOTE 5: Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.
- NOTE 6:  $V_{\text{IL}}$  should not be less than -0.3V.
- NOTE 7: Common mode input voltage is defined as the crosspoint.

SSB Phase Noise dBc/Hz

#### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset from Carrier Frequency (Hz)


As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

Measured using an Agilent - 5052 with a Wenzel 156.25MHz signal generator as the input source of the DUT.


# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




**Differential Input Level** 



**Output Skew** 





Part-to-Part Skew




**Pulse Skew** 

# **Parameter Measurement Information, continued**






#### **Input Skew**



**MUX** Isolation



**Propagation Delay** 

**Output Rise/Fall Time** 

### **Applications Information**

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from PCLK to ground.

#### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the  $V_{\mbox{\footnotesize{PP}}}$  and  $V_{\mbox{\footnotesize{CMR}}}$  input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.





Figure 2A. PCLK/nPCLK Input Driven by a CML Driver



**Built-In Pullup CML Driver** 




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

### 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 3A to 3E* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the IDT8T53S111I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8T53S111I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 126mA = 436.59mW
- Power (outputs)<sub>MAX</sub> = 35mW/Loaded Output pair
  If all outputs are loaded, the total power is 10 \* 35mW = 350mW

**Total Power\_**MAX (3.465V, with all outputs switching) = 436.59W + 350mW = **786.59W** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 48.9°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.787\text{W} * 48.9^{\circ}\text{C/W} = 123.5^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection

| θ <sub>JA</sub> by Velocity                 |          |          |          |  |  |  |  |
|---|----------|----------|----------|--|--|--|--|
| Meters per Second                           | 0        | 1        | 2        |  |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 48.9°C/W | 42.0°C/W | 39.4°C/W |  |  |  |  |

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 5.




Figure 5. LVPECL Driver Circuit and Termination

To calculate power dissipation per output pair due to loading, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} 0.6V$  $(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.6V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} 1.3V$   $(V_{CCO\_MAX} V_{OL\_MAX}) = 1.3V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.6V)/50\Omega] * 0.6V = 16.8mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.3V)/50\Omega] * 1.3V = 18.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 35mW

# **Reliability Information**


# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead VFQFN

| $\theta_{JA}$ at Air Flow                   |          |          |          |  |  |  |  |
|---|----------|----------|----------|--|--|--|--|
| Meters per Second                           | 0        | 1        | 2        |  |  |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 48.9°C/W | 42.0°C/W | 39.4°C/W |  |  |  |  |

#### **Transistor Count**

The transistor count for the IDT8T53S111I is: 342

# 32 Lead VFQFN Package Outline and Package Dimensions



# **Ordering Information**

#### **Table 8. Ordering Information**

| Part/Order Number | Marking         | Package                   | Shipping Packaging | Temperature   |
|-------------------|-----------------|---------------------------|--------------------|---------------|
| 8T53S111NLGI      | IDT8T53S111NLGI | "Lead-Free" 32 Lead VFQFN | Tray               | -40°C to 85°C |
| 8T53S111NLGI8     | IDT8T53S111NLGI | "Lead-Free" 32 Lead VFQFN | Tape & Reel        | -40°C to 85°C |

NOTE: Parts that are ordered with a "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT Technical Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2012. All rights reserved.

### **ПОСТАВКА** ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

# Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru\_6 moschip.ru 4 moschip.ru 9