AVAILABLE

Gigabit Multimedia Serial Link Serializer with LVDS System Interface EVALUATION KIT

General Description

The MAX9249 serializer with LVDS system interface utilizes Maxim's Gigabit multimedia serial link (GMSL) technology. The MAX9249 serializer pairs with any GMSL deserializer to form a complete digital serial link for joint transmission of high-speed video, audio, and control data.

The MAX9249 allows a maximum serial payload data rate of 2.5Gbps for a 15m shielded twisted-pair (STP) cable. The serializer operates up to a maximum clock rate of 104MHz (3-channel LVDS) or 78MHz (4-channel LVDS). This serial link supports display panels from QVGA (320 x 240) to WXGA (1280 x 800) and higher with 24-bit color.

The 3-channel mode handles three lanes of LVDS data (21 bits), UART control signals, and three audio signals. The 4-channel mode handles four lanes of LVDS data (28 bits), UART control signals, three audio signals, and/or up to three auxiliary parallel inputs. The three audio inputs form a standard I2S interface, supporting sample rates from 8kHz to 192kHz and audio word lengths of 4 to 32 bits. The embedded control channel forms a full-duplex, differential, 100kbps to 1Mbps UART link between the serializer and deserializer. The electronic control unit (ECU), or microcontroller (μC) , can be located on the MAX9249 side of the link (typical for video display), on the deserializer side of the link (typical for image sensing), or on both sides. In addition, the control channel enables $ECU/\mu C$ control of peripherals on the remote side, such as backlight control, grayscale Gamma correction, camera module, and touch screen. Base-mode communication with peripherals uses either I2C or the GMSL UART format. A bypass mode enables full-duplex communication using custom UART formats.

The MAX9249 serializer driver preemphasis, along with the channel equalizer on the GMSL deserializer, extends the link length and enhances the link reliability. Spread spectrum is available on the MAX9249 to reduce EMI on the serial link and the parallel output of the GMSL deserializer. The serial output complies with ISO 10605 and IEC 61000-4-2 ESD protection standards.

The core supply for the MAX9249 is 1.8V. The I/O supply ranges from 1.8V to 3.3V. The MAX9249 is available in a 48-pin TQFP package (7mm x 7mm) with an exposed pad. Electrical performance is guaranteed over the -40° C to $+105^{\circ}$ C automotive temperature range.

Features

- **+ Pairs with Any GMSL Deserializer**
- + 2.5Gbps Payload Rate AC-Coupled Serial Link with 8B/10B Line Coding
- ◆ Supports Up to WXGA (1280 x 800) with 24-Bit Color
- ◆ 8.33MHz to 104MHz (3-Channel LVDS) or 6.25MHz to 78MHz (4-Channel LVDS) Input Clock
- S 4-Bit to 32-Bit Word Length, 8kHz to 192kHz I2S Audio Channel Supports High-Definition Audio
- ◆ Embedded Half-/Full-Duplex Bidirectional Control Channel (100kbps to 1Mbps)
- ◆ Interrupt Supports Touch-Screen Functions for Display Panels
- ◆ Remote-End I²C Master for Peripherals
- \triangle Preemphasis Line Driver
- Programmable Spread Spectrum on the Serial Outputs for Reduced EMI
- ◆ Automatic Data-Rate Detection Allows "On-the-Fly" Data-Rate Change
- ◆ Input Clock PLL Jitter Attenuator
- ◆ Built-In PRBS Generator for BER Testing of the Serial Link
- ◆ Line-Fault Detector Detects Serial Link Shorts to Ground, Battery, or Open Link
- ◆ ISO 10605 and IEC 61000-4-2 ESD Protection
- \div -40°C to +105°C Operating Temperature Range
- S 1.8V to 3.3V I/O, 1.8V Core, and 3.3V LVDS **Supplies**
- \triangleleft Patent Pending

Applications

High-Resolution Automotive Navigation Rear-Seat Infotainment Megapixel Camera Systems

Ordering Information

/V denotes an automotive qualified part.

+*Denotes a lead(Pb)-free/RoHS-compliant package.*

**EP = Exposed pad.*

T = Tape and reel.

MAXM

___ *Maxim Integrated Products* 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

PACKAGE THERMAL CHARACTERISTICS (Note 1)

48 TQFP-EP

Junction-to-Ambient Thermal Resistance (θJA).......27.6°C/W Junction-to-Case Thermal Resistance (θJc).................2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(VDVDD = VAVDD = 1.7V to 1.9V, VLVDSVDD = 3.0V to 3.6V, V_{IOVDD} = 1.7V to 3.6V, R_L = 100 Ω ±1% (differential), T_A = -40°C to +105°C, unless otherwise noted. Differential input voltage $|V|_{D}| = 0.1V$ to 1.2V, input common-mode voltage $V_{CM} = |V|_{D}/2$ l to 2.4V $-V_{\text{ID}}/2$ |. Typical values are at V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V, V_{LVDSVDD} = 3.3V, T_A = +25°C.)

DC ELECTRICAL CHARACTERISTICS (continued)

(VDVDD = VAVDD = 1.7V to 1.9V, VLVDSVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100 $\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Differential input voltage $|V_{\text{ID}}| = 0.1V$ to 1.2V, input common-mode voltage $V_{\text{CM}} = |V_{\text{ID}}/2|$ to 2.4V $-V_{\text{1}}/2$. Typical values are at V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8V, V_{LVDSVDD} = 3.3V, T_A = +25°C.)

DC ELECTRICAL CHARACTERISTICS (continued)

(VDVDD = VAVDD = 1.7V to 1.9V, VLVDSVDD = 3.0V to 3.6V, V_{IOVDD} = 1.7V to 3.6V, R_L = 100 Ω ±1% (differential), T_A = -40°C to +105°C, unless otherwise noted. Differential input voltage $|V|_{D}| = 0.1V$ to 1.2V, input common-mode voltage $V_{CM} = |V|_{D}/2$ l to 2.4V $-V = V = 3.3V$, Ta = $+25°C$.) $V = V = 4.8V$, VLVDSVDD = 3.3V, Ta = $+25°C$.

AC ELECTRICAL CHARACTERISTICS

(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100 Ω ±1% (differential), T_A = -40°C to +105°C, unless otherwise noted. Differential input voltage IV_{ID}I = 0.15V to 1.2V, input common-mode voltage V_{CM} = IV_{ID}/2I to 2.4V - IV_{ID}/2I. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = V_{\text{IOVDD}} = 1.8V$, $V_{\text{LVDSVDD}} = 3.3V$, $T_A = +25^{\circ}\text{C}$.)

MXXVIVI

AC ELECTRICAL CHARACTERISTICS (continued)

(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100 Ω ±1% (differential), TA = -40°C to +105°C, unless otherwise noted. Differential input voltage $|V|_D| = 0.15V$ to 1.2V, input common-mode voltage $V_{CM} = |V|_D/2$ to 2.4V - $|V|_D/2$. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = V_{\text{IOVDD}} = 1.8V$, $V_{\text{LVDSVDD}} = 3.3V$, $T_{\text{A}} = +25^{\circ}\text{C}$.)

Note 2: Minimum I_{IN} due to voltage drop across the internal pullup resistor.

Note 3: Not production tested.

Note 4: Bit time $=$ $\frac{1}{30 \times f_{\text{RXOLKIN}}}\text{(BWS = 0)} = \frac{1}{40 \times f_{\text{RXOLKIN}}}\text{(BWS = V_{\text{IOVDD}})}$

 Typical Operating Characteristics

 $(V_{\text{DVDD}} = V_{\text{AVDD}} = V_{\text{IOVDD}} = 1.8V, V_{\text{LVDSVDD}} = 3.3V, T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

TOTAL SUPPLY CURRENT

MAXM

Pin Configuration

Pin Description

Pin Description (continued)

Pin Description (continued)

Figure 1. Serial-Output Parameters

MAX9249

Figure 2. Output Waveforms at OUT+ and OUT-

Figure 3. Line-Fault Detector Circuit

Figure 4. Worst-Case Pattern Input

MAX9249

Figure 5. I2C Timing Parameters

MAX9249

Figure 6. Differential Output Template

Figure 7. Input Setup-and-Hold Times Figure 8. LVDS Receiver Input Skew Margin

Figure 9. Serializer Delay

Figure 10. Link Startup Time

MAX9249

RAX9249

Figure 11. Power-Up Delay

Figure 12. Input I2S Timing Parameters

Detailed Description

The MAX9249 serializer with LVDS system interface utilizes Maxim's GMSL technology. The MAX9249 serializer pairs with any GMSL deserializer to form a complete digital serial link for joint transmission of high-speed video, audio, and control data.

The MAX9249 allows a maximum serial payload data rate of 2.5Gbps for a greater than 15m STP cable. The serializer operates up to a maximum clock of 104MHz for a 3-channel LVDS input or 78MHz for a 4-channel LVDS input. This serial link supports display panels from QVGA (320 x 240) up to WXGA (1280 x 800) with 24-bit color.

The 3-channel mode handles three lanes of LVDS data (21 bits), UART control signals, and three audio signals. The 4-channel mode handles four lanes of LVDS data (28 bits), UART control signals, three audio signals, and/ or up to three auxiliary parallel inputs. The three audio inputs form a standard I2S interface, supporting sample rates from 8kHz to 192kHz and audio word lengths of 4 to 32 bits. The embedded control channel forms a full-duplex, differential, 100kbps to 1Mbps UART link between the serializer and deserializer. The ECU, or μ C, can be located on the MAX9249 side of the link (typical

for video display), on the deserializer side of the link (typical for image sensing), or on both sides. In addition, the control channel enables ECU/µC control of peripherals in the remote side, such as backlight control, grayscale Gamma correction, camera module, and touch screen. Base-mode communication with peripherals uses either I2C or the GMSL UART format. A bypass mode enables full-duplex communication using custom UART formats.

The MAX9249 serializer driver preemphasis, along with the channel equalizer on the GMSL deserializer, extends the link length and enhances the link reliability. Spread spectrum is available on the MAX9249 to reduce EMI on the serial link and the parallel output of the GMSL deserializer. The serial output complies with ISO 10605 and IEC 61000-4-2 ESD protection standards.

Register Mapping

The μ C configures various operating conditions of the MAX9249 and GMSL deserializer through internal registers. The default device addresses stored in the R0 and R1 registers of both the MAX9249 and GSML deserializer are 0x80 and 0x90, respectively. Write to the R0/R1 registers in both devices to change the device address of the MAX9249 or GMSL deserializer.

Table 1. Power-Up Default Register Map (see Table 12)

Table 1. Power-Up Default Register Map (see Table 12) (continued)

VESA Standard Panel Bitmapping and Bus-Width Selection

The LVDS input has two selectable widths, 3-channel and 4-channel. The MAX9249 accepts the VESA standard panel 3- or 4-channel LVDS (Table 2). Inputs on the MAX9249 are mapped internally, according to Figures 13 and 14. In 3-channel mode, RXIN3 and CNTL1/CNTL2 are not available. For both modes, the SD/CNTL0, SCK, and WS pins are for I2S audio. The MAX9249 accepts clock rates from 8.33MHz to 104MHz for 3-channel mode and 6.25MHz to 78MHz for 4-channel mode.

Serial Link Signaling and Data Format

The MAX9249 high-speed data serial output uses CML signaling with programmable preemphasis and AC-coupling. The GMSL deserializer uses AC-coupling and programmable channel equalization. When using both the preemphasis and equalization, the MAX9249/ GMSL deserializer can operate up to 3.125Gbps over STP cable lengths to 15m or more.

The MAX9249 serializer scrambles and encodes the LVDS input data and sends the 8B/10B coded signal through the serial link. The GMSL deserializer recovers

MAXM

MAX9249

Table 2. Bus-Width Selection Using BWS

**RES = Reserved (see the Reserved Bit (RES) section for details).*

Figure 13. LVDS Input Timing

MAXIM

Figure 14. VESA Standard Panel Clock and Bit Assignment

the embedded serial clock and then samples, decodes, and descrambles before outputting the data. Figures 15 and 16 show the serial-data packet format before scrambling and 8B/10B coding. In 3-channel or 4-channel mode, 21 or 28 bits come from the RXIN_ _ LVDS inputs. Control bits can be mapped to DIN27 and DIN28 in 4-channel mode. The audio channel bit (ACB) contains an encoded audio signal derived from the three I2S inputs (SD/CNTL0, SCK, and WS). The forward controlchannel (FCC) bit carries the forward control data. The last bit (PCB) is the parity bit of the previous 23 or 31 bits.

Figure 15. 3-Channel Mode Serial Link Data Format

Reserved Bit (RES)

In 4-channel mode, the MAX9249 serializes all bits of all four lanes including RES by default. Set DISRES (D4 of Register 0x0D) to 1 to map CNTL1 to DIN27 instead of RES.

Reverse Control Channel

The MAX9249 uses the reverse control channel to receive I2C/UART and interrupt signals from the GMSL deserializer in the opposite direction of the video stream. The reverse control channel and forward video data coexist on the same twisted pair forming a bidirectional link. The reverse control channel operates independently from the forward control channel. The reverse control channel is available 500 μ s after power-up. The MAX9249 temporarily disables the reverse control channel for 350us after starting/stopping the forward serial link.

Data-Rate Selection

The MAX9249 uses the DRS input to set the RXCLKIN_ frequency. Set DRS high for an RXCLKIN_ frequency of 6.25MHz to 12.5MHz (4-channel mode) or 8.33MHz to 16.66MHz (3-channel mode). Set DRS low for normal operation with an RXCLKIN_ frequency of 12.5MHz to 78MHz (4-channel mode) or 16.66MHz to 104MHz (3-channel mode).

Figure 16. 4-Channel Mode Serial Link Data Format

Table 3. Maximum Audio WS Frequency (kHz) for Various RXCLKIN_ Frequencies

Audio Channel

The I2S audio channel supports audio sampling rates from 8kHz to 192kHz and audio word lengths from 4 bits to 32 bits. The audio bit clock (SCK) does not have to be synchronized with RXCLKIN_. The MAX9249 automatically encodes audio data into a single bit stream synchronous with RXCLKIN. The GMSL deserializer decodes the audio stream and stores audio words in a FIFO. Audio rate detection uses an internal oscillator to continuously determine the audio data rate and output the audio in I2S format. The audio channel is enabled by default. When the audio channel is disabled, the audio data on the MAX9249 and GMSL deserializer is treated as a control pin (CNTL0).

Low RXCLKIN_ frequencies limit the maximum audio sampling rate. Table 3 lists the maximum audio sampling rate for various RXCLKIN_ frequencies. Spreadspectrum settings do not affect the I2S data rate or WS clock frequency.

Control Channel and Register Programming The control channel is available for the μ C to send and receive control data over the serial link simultane-

ously with the high-speed data. Configuring the CDS pin allows the uC to control the link from either the MAX9249 or the GMSL deserializer side to support video-display or image-sensing applications.

The control channel between the µC and MAX9249 or GMSL deserializer runs in base mode or bypass mode according to the mode selection (MS) input of the device connected to the µC. Base mode is a half-duplex control channel and the bypass mode is a full-duplex control channel. In base mode, the μ C is the host and can access the registers of both the MAX9249 and GMSL deserializer from either side of the link by using the GMSL

MAX9249

AAX9249

UART protocol. The μ C can also program the peripherals on the remote side by sending the UART packets to the MAX9249 or GMSL deserializer, with the UART packets converted to I2C by the device on the remote side of the link (GMSL deserializer for LCD or MAX9249 for image-sensing applications). The μ C communicates with a UART peripheral in base mode (through INTTYPE register settings), using the half-duplex default GMSL UART protocol of the MAX9249/GMSL deserializer. The device addresses of the MAX9249 and GMSL deserializer in base mode are programmable. The default values are 0x80 for the MAX9249 and 0x90 for the GMSL deserializer.

In base mode, when the peripheral interface uses I2C (default), the MAX9249/GMSL deserializer convert packets to I2C that have device addresses different from those of the MAX9249 or GMSL deserializer. The converted I2C bit rate is the same as the original UART bit rate.

In bypass mode, the MAX9249/GMSL deserializer ignore UART commands from the μ C and the μ C communicates with the peripherals directly using its own defined UART protocol. The μ C cannot access the MAX9249/ GMSL deserializer's registers in this mode. Peripherals accessed through the forward control channel using the UART interface need to handle at least one RXCLKIN_ period of jitter due to the asynchronous sampling of the UART signal by RXCLKIN_.

The MAX9249 embeds control signals going to the GMSL deserializer in the high-speed forward link. Do not send a logic-low value longer than 100us in either base or bypass mode. The GMSL deserializer uses a proprietary differential line coding to send signals back towards the MAX9249. The speed of the control channel ranges from 100kbps to 1Mbps in both directions. The MAX9249/ GMSL deserializer automatically detect the control channel bit rate in base mode. Packet bit rates can vary up to 3.5x from the previous bit rate (see the *Changing the Clock Frequency* section). Figure 17 shows the UART protocol for writing and reading in base mode between the µC and the MAX9249/GMSL deserializer.

Figure 18 shows the UART data format. Even parity is used. Figures 19 and 20 detail the formats of the SYNC byte (0x79) and the ACK byte (0xC3). The μ C and the connected slave chip generate the SYNC byte and ACK byte, respectively. Events such as device wake-up and interrupt generate transitions on the control channel that should be ignored by the μ C. Data written to the MAX9249/GMSL deserializer registers does not take

effect until after the acknowledge byte is sent. This allows the μ C to verify write commands received without error, even if the result of the write command directly affects the serial link. The slave uses the SYNC byte to synchronize with the host UART data rate automatically. If the INT or MS inputs of the GMSL deserializer toggles while there is control-channel communication, the control-channel communication may be corrupted. In the event of a missed acknowledge, the μ C should assume there was an error in the packet when the slave device receives it, or that an error occurred during the response from the slave device. In base mode, the μ C must keep the UART Tx/Rx lines high for 16 bit times before starting to send a new packet.

As shown in Figure 21, the remote-side device converts the packets going to or coming from the peripherals from the UART format to the I2C format and vice versa. The remote device removes the byte number count and adds or receives the ACK between the data bytes of I2C. The I2C's data rate is the same as the UART data rate.

Interfacing Command-Byte-Only I2C Devices

The MAX9249 and GMSL deserializer UART-to-I2C conversion interfaces with devices that do not require register addresses, such as the MAX7324 GPIO expander. In this mode, the I2C master ignores the register address byte and directly reads/writes the subsequent data bytes (Figure 22). Change the communication method of the I2C master using the I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-only mode, while I2CMETHOD = 0 sets normal mode where the first byte in the data stream is the register address.

Interrupt Control

The INT pin of the MAX9249 is the interrupt output and the INT pin of the GMSL deserializer is the interrupt input. The interrupt output on the MAX9249 follows the transitions at the interrupt input. This interrupt function supports remote-side functions such as touch-screen peripherals, remote power-up, or remote monitoring. Interrupts that occur during periods where the reverse control channel is disabled, such as link startup/shutdown, are automatically resent once the reverse control channel becomes available again. Bit D4 of register 0x06 in the GMSL deserializer also stores the interrupt input state. The INT output of the MAX9249 is low after power-up. In addition, the µC can set the INT output of MAX9249 by writing to the SETINT register bit. In normal operation, the state of the interrupt output changes when the interrupt input on the GMSL deserializer toggles.

Figure 17. GMSL UART Protocol for Base Mode

Figure 18. GMSL UART Data Format for Base Mode

D0 1100001 1 D1 D2 D3 D4 D5 D6 D7 **PARITY** STOP

Figure 19. SYNC Byte (0x79) Figure 20. ACK Byte (0xC3)

MAX9249

MAX9249 **MAX9249**

Figure 21. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)

Figure 22. Format Conversion Between UART and I2C in Command-Byte-Only Mode (I2CMETHOD = 1)

Table 4. CML Driver Strength (Default Level, CMLLVL = 11)

**Negative preemphasis levels denote deemphasis.*

Table 5. Serial Output Spread

Preemphasis Driver

The serial line driver in the MAX9249 employs current-mode logic (CML) signaling. The driver can be programmed to generate a preemphasized waveform according to the cable length and characteristics. There are 13 preemphasis settings, as shown in Table 4. Negative preemphasis levels are deemphasis levels in which the swing is the same as normal, but the no-transition data is deemphasized. Program the preemphasis levels through register 0x05 D[3:0] of the MAX9249. This preemphasis function compensates the high-frequency loss of the cable and enables reliable transmission over longer link distances. Additionally, a lower power-drive mode can be entered by programming CMLLVL bits

(0x05 D[5:4]) to reduce the driver strength down to 75% (CMLLVL = 10) or 50% (CMLLVL = 01) from 100% $(CMLLVL = 11, default).$

Spread Spectrum

To reduce the EMI generated by the transitions on the serial link and outputs of the GMSL deserializer, both the MAX9249 and GMSL deserializer support spread spectrum. Turning on spread spectrum on the MAX9249 spreads the serial data and the GMSL deserializer outputs. Do not enable spread for both the MAX9249 and GMSL deserializer. The six selectable spread-spectrum rates at the MAX9249 serial output are $\pm 0.5\%$, $\pm 1\%$, $±1.5\%$, $±2\%$, $±3\%$, and $±4\%$ (Table 5). Some spreadspectrum rates can only be used at lower RXCLKIN_ frequencies (Table 6). There is no RXCLKIN_ frequency limit for the 0.5% spread rate.

Set the MAX9249 SSEN input high to select 0.5% spread at power-up and SSEN input low to select no spread at power-up. The state of SSEN is latched upon power-up or when resuming from power-down mode. Whenever the MAX9249 spread spectrum is turned on or off, the serial link automatically restarts and remains unavailable while the GMSL deserializer relocks to the serial data.

Turning on spread spectrum on the MAX9249 or GMSL deserializer does not affect the audio data stream. Changes in the MAX9249 spread settings only affect the GMSL deserializer MCLK output if it is derived from RXCLKIN_ (MCLKSRC = 0).

Table 6. Spread-Spectrum Rate Limitations

Table 7. Modulation Coefficients and Maximum SDIV Settings

Both devices include a sawtooth divider to control the spread-modulation rate. Autodetection or manual programming of the RXCLKIN_ operation range guarantees a spread-spectrum modulation frequency within 20kHz to 40kHz. Additionally, manual configuration of the sawtooth divider (SDIV, 0x03 D[5:0]) allows the user to set a modulation frequency according to the RXCLKIN_ frequency. Always keep the modulation frequency between 20kHz to 40kHz to ensure proper operation.

Manual Programming of the Spread-Spectrum Divider

The modulation rate for the MAX9249 relates to the RXCLKIN_ frequency as follows:

$$
f_{\rm M} = (1 + \text{DRS}) \frac{f_{\rm RXCLKIN_}}{\text{MOD} \times \text{SDIV}}
$$

where:

 f_M = Modulation frequency

DRS = DRS pin input value (0 or 1)

fRXCLKIN_ = LVDS clock frequency

MOD = Modulation coefficient given in Table 7

SDIV = 6-bit SDIV setting, manually programmed by the μ C

To program the SDIV setting, first look up the modulation coefficient according to the part number and desired bus-width and spread-spectrum settings. Solve the above equation for SDIV using the desired pixel clock and modulation frequencies. If the calculated SDIV value is larger than the maximum allowed SDIV value in Table 7, set SDIV to the maximum value.

Sleep Mode

The MAX9249/GMSL deserializer include low-power sleep mode to reduce power consumption on the device not attached to the μ C (the GMSL deserializer in LCD applications and the MAX9249 in camera applications). Set the corresponding remote IC's SLEEP bit to 1 to initiate sleep mode. The MAX9249 sleeps immediately after

Table 8. Startup Selection for Video-Display Applications (CDS = Low)

setting its SLEEP = 1. The GMSL deserializer sleeps after serial link inactivity or 8ms (whichever arrives first) after setting its SLEEP = 1. See the *Link Startup Procedure* section for details on waking up the device for different µC and starting conditions.

The µC side device cannot enter into sleep mode. If an attempt is made to program the μ C side device for sleep, the SLEEP bit remains 0. Use the PWDN input pin to bring the μ C side device into a low-power state.

Configuration Link Mode

The MAX9249 includes a low-speed configuration link to allow control-data connection between the two devices in the absence of a valid clock input. In either display or camera applications, the configuration link can be used to program equalizer/preemphasis or other registers before establishing the video link. An internal oscillator provides RXCLKIN_ for establishing the serial configuration link between the MAX9249 and GMSL deserializer. Set CLINKEN $= 1$ on the MAX9249 to turn on the configuration link. The configuration link remains active as long as the video link has not been enabled. The video link overrides the configuration link and attempts to lock when $SEREN = 1$.

Link Startup Procedure

Table 8 lists four startup cases for video-display applications. Table 9 lists two startup cases for image-sensing applications. In either video-display or image-sensing applications, the control link is always available after the high-speed data link or the configuration link is established and the MAX9249/GMSL deserializer registers or the peripherals are ready for programming.

Video-Display Applications

For the video-display application, with a remote display unit, connect the μ C to the serializer (MAX9249) and set CDS = low for both the MAX9249 and GMSL deserializer. Table 8 summarizes the four startup cases based on the settings of AUTOS and MS.

Case 1: Autostart Mode

After power-up or when PWDN transitions from low to high for both the serializer and deserializer, the serial link establishes if a stable RXCLKIN_ is present. The MAX9249 locks to RXCLKIN_ and sends the serial data to the GMSL deserializer. The GMSL deserializer then detects activity on the serial link and locks to the input serial data.

Figure 23. State Diagram, CDS = Low (LCD Application)

Table 9. Startup Selection for Image-Sensing Applications (CDS = High)

Case 2: Standby Start Mode

After power-up or when PWDN transitions from low to high for both the serializer and deserializer, the GMSL deserializer starts up in sleep mode, and the MAX9249 stays in standby mode (does not send serial data). Use the μ C and program the MAX9249 to set SEREN = 1 to establish a video link or CLINKEN $= 1$ to establish the configuration link. After locking to a stable RXCLKIN_ (for SEREN = 1) or the internal oscillator (for CLINKEN = 1), the MAX9249 sends a wake-up signal to the deserializer. The GMSL deserializer exits sleep mode after locking to the serial data and sets $SLEEP = 0$. If after 8ms the deserializer does not lock to the input serial data, the GMSL deserializer goes back to sleep, and the internal sleep bit remains set (SLEEP = 1).

Case 3: Remote Side Autostart Mode

After power-up or when PWDN transitions from low to high, the remote device (GMSL deserializer) starts up and tries to lock to an incoming serial signal with sufficient power. The host side (MAX9249) is in standby mode and does not try to establish a link. Use the µC and program the MAX9249 to set SEREN $= 1$ (and apply a stable RXCLKIN_) to establish a video link or CLINKEN $= 1$ to establish the configuration link. In this case, the GMSL deserializer ignores the short wake-up signal sent from MAX9249.

Figure 24. State Diagram, CDS = High (Camera Application)

Case 4: Remote Side in Sleep Mode

After power-up or when PWDN transitions from low to high, the remote device (GMSL deserializer) starts up in sleep mode. The high-speed link establishes automatically after MAX9249 powers up with a stable RXCLKIN_ and sends a wake-up signal to the GMSL deserializer. Use this mode in applications where the GMSL deserializer powers up before the MAX9249.

Image-Sensing Applications

For image-sensing applications, connect the μ C to the GMSL deserializer and set $CDS = high$ for both the MAX9249 and GMSL deserializer. The GMSL deserializer powers up normally (SLEEP $= 0$) and continuously tries to lock to a valid serial input. Table 9 summarizes both startup cases, based on the state of the MAX9249 AUTOS pin.

Case 1: Autostart Mode

After power-up, or when PWDN transitions from low to high, the MAX9249 locks to a stable RXCLKIN_ and sends the high-speed data to the GMSL deserializer. The GMSL deserializer locks to the serial data and outputs the video data and clock.

Case 2: Sleep Mode

After power-up or when PWDN transitions from low to high, the MAX9249 starts up in sleep mode. To wake up the MAX9249, use the μ C to send a GMSL protocol UART frame containing at least three rising edges (e.g., 0x66), at a bit rate no greater than 1Mbps. The low-power wakeup receiver of the MAX9249 detects the wake-up frame over the reverse control channel and powers up. Reset the sleep bit (SLEEP = 0) of the MAX9249 using a regular control channel write packet to power up the device fully. Send the sleep bit write packet at least 500 μ s after the wake-up frame. The MAX9249 goes back to sleep mode if its sleep bit is not cleared within 5ms (min) after detecting a wake-up frame.

Applications Information

Self-PRBS Test

MAX9249

MAX9249

The MAX9249/GMSL deserializer link includes a PRBS pattern generator and bit-error verification function. Set PRBSEN =1 (0x04 D5) first in the MAX9249 and then the GMSL deserializer to start the PRBS test. Set PRBSEN =0 (0x04 D5) first in the GMSL deserializer and then the MAX9249 to exit the PRBS self-test. The GMSL deserializer uses an 8-bit register (0x0E) to count the number of detected errors. The control link also controls the start and stop of the error counting. During PRBS mode, the device does not count decoding errors and the GMSL deserializer ERR output reflects PRBS errors only. Refer to the respective GMSL deserializer data sheet for more details.

MAXM

Microcontrollers on Both Sides of the GMSL Link (Dual µC Control)

Usually the microcontroller is either on the serializer (MAX9249) side for video-display applications or on the deserializer side for image-sensing applications. For the former case, both the CDS pins of the MAX9249/GMSL deserializer are set to low, and for the latter case, the CDS pins are set to high. However, if the CDS pin of the MAX9249 is low and the same pin of the GMSL deserializer is high, then the MAX9249/GMSL deserializer connect to both µCs simultaneously. In such a case, the µCs on either side can communicate with the MAX9249/ GMSL deserializer.

Contentions of the control link can happen if the μ Cs on both sides are using the link at the same time. The MAX9249/GMSL deserializer do not provide the solution for contention avoidance. The serializer/deserializer do not send an acknowledge frame when communication fails due to contention. Users can always implement a higher layer protocol to avoid the contention. In addition, if UART communication across the serial link is not required, the μ Cs can disable the forward and reverse control channel through the REVCCEN and FWDCCEN bits (0x04 D[1:0]) in the MAX9249/GMSL deserializer. UART communication across the serial link is stopped and contention between µCs no longer occurs. During dual µCs operation, if one of the CDS pins on either side changes state, the link resumes the corresponding state described in the *Link Startup Procedure* section.

As an example of dual μ C use in an image-sensing application, the MAX9249 can be in sleep mode and waiting for wake-up by the GMSL deserializer. After wake-up, the serializer-side µC sets the MAX9249 CDS pin low and assumes master control of the MAX9249 registers.

Jitter-Filtering PLL

In some applications, the input clock to the MAX9249 (RXCLKIN_) includes jitter that reduces link reliability. The MAX9249 has a programmable narrow-band jitterfiltering PLL to attenuate frequency components outside the PLL's bandwidth (< 100kHz, typ). Enable the jitterfiltering PLL by setting DISFPLL = 0 (0x05 D6).

Changing the Clock Frequency

Both the video clock rate (f RXCLKIN) and the controlchannel clock rate (fUART) can be changed on-the-fly to support applications with multiple clock speeds. It is recommended to enable the serial link after RXCLKIN_ stabilizes. Stop RXCLKIN_ for 5µs and restart the serial link or toggle SEREN after each change in the RXCLKIN_ frequency to recalibrate any automatic settings if a clean frequency change cannot be guaranteed. The reverse control channel remains unavailable for 350µs after serial link start or stop. Limit on-the-fly changes in fUART to factors of less than 3.5 at a time to ensure that the device recognizes the UART sync pattern. For example, when lowering the UART frequency from 1Mbps to 100kbps, first send data at 333kbps and then at 100kbps to have reduction ratios of 3 and 3.333, respectively.

LOCK Output Loopback

For quick loss-of-lock notification, the GMSL deserializer can loop back its LOCK output to the MAX9249 using the INT signal. Connect the LOCK output to the INT input of the GMSL deserializer. The interrupt output on the MAX9249 follows the transitions at the LOCK output of the GMSL deserializer. Reverse control-channel communication does not require an active forward link to operate and accurately tracks the LOCK status of the video link. LOCK asserts for video link only and not for the configuration link.

Line-Fault Detection

The line-fault detector in the MAX9249 monitors for line failures such as short to ground, short to power supply, and open link for system fault diagnosis. Figure 3 shows the required external resistor connections. \overline{LFLT} = low when a line fault is detected and $\overline{\text{LFLT}}$ = high when the line returns to normal. The line-fault type is stored in 0x08 D[3:0] of the MAX9249. The fault-detector threshold voltages are referenced to the MAX9249 ground. Additional passive components set the DC level of the cable (Figure 3). If the MAX9249 and GMSL deserializer grounds are different, the link DC voltage during normal operation can vary and cross one of the fault-detection thresholds. For the fault-detection circuit, select the resistor's power rating to handle a short to the battery and use surface-mount resistors with small case size to minimize parasitic effects to the high-speed signal. Table 10 lists the mapping for line-fault types.

Table 10. Line-Fault Mapping

Choosing I2C/UART Pullup Resistors

Both I2C/UART open-drain lines require pullup resistors to provide a logic-high level. There are trade-offs between power dissipation and speed, and a compromise made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I2C specifies 300ns rise times to go from low to high (30% to 70%) for fast mode, which is defined for data rates up to 400kbps (see the I2C specifications in the *AC Electrical Characteristics* section for details). To meet the fastmode rise-time requirement, choose the pullup resistors so that rise time $t = 0.85 \times$ Rpullup x CBus < 300ns. The waveforms are not recognized if the transition time becomes too slow. The MAX9249 supports I2C/UART rates up to 1Mbps.

AC-Coupling AC-coupling isolates the receiver from DC voltages up to the voltage rating of the capacitor. Four capacitors two at the serializer output and two at the deserializer input—are needed for proper link operation and to provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and low-frequency common-mode noise.

Selection of AC-Coupling Capacitors

Voltage droop and the digital sum variation (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the CML receiver termination resistor (RTR), the CML driver termination resistor (RTD), and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is (C x (RTD + RTR))/4. RTD and RTR are required to match the transmission line impedance (usually 100 Ω). This leaves the capacitor selection to change the system time constant. Use at least 0.2uF high-frequency surface-mount ceramic capacitors, with sufficient voltage rating to withstand a short to battery, to pass the lower speed reverse control-channel signal. Use capacitors with a case size less than 3.2mm x 1.6mm to have lower parasitic effects to the high-speed signal.

Power-Supply Circuits and Bypassing

The MAX9249 uses a VAVDD and VDVDD of 1.7V to 1.9V, and a VLVDSVDD of 3.0V to 3.6V. All single-ended inputs and outputs on the MAX9249 derive power from a VIOVDD of 1.7V to 3.6V, which scale with IOVDD. Proper voltage-supply bypassing is essential for high-frequency circuit stability.

Cables and Connectors

Interconnect for CML typically has a differential impedance of 100 Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables tend to generate less EMI due to magnetic-field canceling effects. Balanced cables pick up noise as common mode rejected by the CML receiver. Table 11 lists the suggested cables and connectors used in the GMSL link.

Table 11. Suggested Connectors and Cables for GMSL

Board Layout

Separate the digital signals and CML/LVDS high-speed signals to prevent crosstalk. Use a four-layer PCB with separate layers for power, ground, CML/LVDS, and digital signals. Layout PCB traces close to each other for a 100 Ω differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50Ω PCB traces do not have 100 Ω differential impedance when brought close together—the impedance goes down when the traces are brought closer.

Route the PCB traces for a CML/LVDS channel (there are two conductors per CML/LVDS channel) in parallel to maintain the differential characteristic impedance. Avoid vias. Keep PCB traces that make up a differential pair equal length to avoid skew within the differential pair.

ESD Protection

The MAX9249 ESD tolerance is rated for Human Body Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. CML/LVDS I/O are tested for ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All pins are tested for the Human Body Model. The Human Body Model discharge components are $Cs =$ 100pF and R_D = 1.5kΩ (Figure 25). The IEC 61000-4-2 discharge components are $Cs = 150pF$ and $R_D = 330\Omega$ (Figure 26). The ISO 10605 discharge components are $CS = 330pF$ and $R_D = 2k\Omega$ (Figure 27).

Figure 25. Human Body Model ESD Test Circuit

Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit

Figure 27. ISO 10605 Contact Discharge ESD Test Circuit

Table 12. Register Table (See Table 1 for Default Value Details)

Table 12. Register Table (See Table 1 for Default Value Details) (continued)

Table 12. Register Table (See Table 1 for Default Value Details) (continued)

Table 12. Register Table (See Table 1 for Default Value Details) (continued)

X = Don't care.

Typical Application Circuit

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX9249

GFZ6XVW

36 *Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600*

© 2012 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9