



## USB5434B

# 4-Port SS/HS USB Hub Controller

## PRODUCT FEATURES

[Datasheet](#)

### General Description

The SMSC USB5434B hub is a 4-port SuperSpeed/Hi-Speed, low-power, configurable hub controller family fully compliant with the *USB 3.0 Specification*. The USB5434B supports 5 Gbps SuperSpeed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS) and 1.5 Mbps Low-Speed (LS) USB signalling for complete coverage of all defined USB operating speeds.

The USB5434B supports legacy USB speeds through its USB 2.0 hub controller. The new SuperSpeed hub controller operates in parallel with the USB 2.0 controller, so the 5 Gbps SuperSpeed data transfers are not affected by the slower USB 2.0 traffic.

The USB5434B is configured for operation through internal default settings.

### Features

- USB 3.0 compliant 5 Gbps, 480 Mbps, 12 Mbps and 1.5 Mbps operation, USB pins are 5 V tolerant
  - Integrated termination and pull-up/pull-down resistors
- Four downstream USB 3.0 ports
- Optimized for low-power operation and low thermal dissipation
- Single 25 MHz XTAL or clock input for all on-chip PLL and clocking requirements
- Supports JTAG boundary scan
- IETF RFC 4122 compliant 128-bit UUID

### Software Features

- Compatible with Microsoft Windows 7, Vista, XP, Mac OSX10.4+, and Linux Hub Drivers

**Order Numbers:**

| ORDER NUMBERS* | DESCRIPTION        | LEAD-FREE ROHS<br>COMPLIANT<br>PACKAGE | TEMPERATURE<br>RANGE |
|----------------|--------------------|----------------------------------------|----------------------|
| USB5434B-JZX   | USB 3.0 4-Port Hub | 64QFN<br>9 x 9mm<br>6.0 mm exposed pad | 0°C to 70°C          |

\* Add "TR" to the end of any order number to order tape and reel. Reel size is 3000 pieces.

**This product meets the halogen maximum concentration values per IEC61249-2-21**

**For RoHS compliance and environmental information, please visit [www.smSC.com/rohs](http://www.smSC.com/rohs)**

*Please contact your SMSC sales representative for additional documentation related to this product such as application notes, anomaly sheets, and design guidelines.*

Copyright © 2012 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smSC.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

The Microchip name and logo, and the Microchip logo are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

## Conventions

Within this manual, the following abbreviations and symbols are used to improve readability.

| Example             | Description                                                                                                             |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <b>BIT</b>          | Name of a single bit within a field                                                                                     |
| <b>FIELD.BIT</b>    | Name of a single bit (BIT) in FIELD                                                                                     |
| x...y               | Range from x to y, inclusive                                                                                            |
| <b>BITS[m:n]</b>    | Groups of bits from m to n, inclusive                                                                                   |
| <b>PIN</b>          | Pin Name                                                                                                                |
| zzzzb               | Binary number (value zzzz)                                                                                              |
| 0xxxx               | Hexadecimal number (value zzz)                                                                                          |
| zzh                 | Hexadecimal number (value zz)                                                                                           |
| rsvd                | Reserved memory location. Must write 0, read value indeterminate                                                        |
| code                | Instruction code, or API function or parameter                                                                          |
| <i>Section Name</i> | Section or Document name                                                                                                |
| x                   | Don't care                                                                                                              |
| <Parameter>         | <> indicate a Parameter is optional or is only used under some conditions                                               |
| {,Parameter}        | Braces indicate Parameter(s) that repeat one or more times                                                              |
| [Parameter]         | Brackets indicate a nested Parameter. This Parameter is not real and actually decodes into one or more real parameters. |

## Table of Contents

---

|                  |                      |          |
|------------------|----------------------|----------|
| <b>Chapter 1</b> | <b>Block Diagram</b> | <b>7</b> |
|------------------|----------------------|----------|

---

|                  |                 |          |
|------------------|-----------------|----------|
| <b>Chapter 2</b> | <b>Overview</b> | <b>8</b> |
|------------------|-----------------|----------|

---

|                  |                                        |          |
|------------------|----------------------------------------|----------|
| <b>Chapter 3</b> | <b>Pin Information</b>                 | <b>9</b> |
| 3.1              | Pin Configurations                     | 9        |
| 3.2              | Pin Descriptions (Grouped by Function) | 10       |
| 3.3              | Buffer Type Descriptions               | 13       |

---

|                  |                               |           |
|------------------|-------------------------------|-----------|
| <b>Chapter 4</b> | <b>DC Parameters</b>          | <b>14</b> |
| 4.1              | Maximum Guaranteed Ratings    | 14        |
| 4.2              | Operating Conditions          | 15        |
| 4.3              | DC Electrical Characteristics | 16        |
| 4.4              | Capacitance                   | 17        |

---

|                  |                          |           |
|------------------|--------------------------|-----------|
| <b>Chapter 5</b> | <b>AC Specifications</b> | <b>18</b> |
| 5.1              | Oscillator/Crystal       | 18        |
| 5.2              | External Clock           | 19        |
| 5.2.1            | USB 2.0                  | 19        |

---

|                  |                        |           |
|------------------|------------------------|-----------|
| <b>Chapter 6</b> | <b>Package Drawing</b> | <b>20</b> |
|------------------|------------------------|-----------|

---

|                  |                         |           |
|------------------|-------------------------|-----------|
| <b>Chapter 7</b> | <b>Revision History</b> | <b>22</b> |
|------------------|-------------------------|-----------|

---

|                   |                   |           |
|-------------------|-------------------|-----------|
| <b>Appendix A</b> | <b>(Acronyms)</b> | <b>23</b> |
|-------------------|-------------------|-----------|

---

|                   |                     |           |
|-------------------|---------------------|-----------|
| <b>Appendix B</b> | <b>(References)</b> | <b>24</b> |
|-------------------|---------------------|-----------|

---

Revision 1.0 (09-06-12)

4

SMSC USB5434B

**DATASHEET**

## List of Tables

|           |                                          |    |
|-----------|------------------------------------------|----|
| Table 3.1 | USB5434B Pin Descriptions . . . . .      | 10 |
| Table 3.2 | Buffer Type Descriptions . . . . .       | 13 |
| Table 4.1 | DC Electrical Characteristics . . . . .  | 16 |
| Table 4.2 | Pin Capacitance . . . . .                | 17 |
| Table 5.1 | Crystal Circuit Legend . . . . .         | 18 |
| Table 6.1 | USB5434B 64-Pin QFN Dimensions . . . . . | 20 |
| Table 7.1 | Customer Revision History . . . . .      | 22 |

## List of Figures

|            |                                                  |    |
|------------|--------------------------------------------------|----|
| Figure 1.1 | USB5434B Block Diagram . . . . .                 | 7  |
| Figure 3.1 | USB5434B 64-Pin QFN . . . . .                    | 9  |
| Figure 4.1 | Supply Rise Time Model. . . . .                  | 15 |
| Figure 5.1 | Typical Crystal Circuit. . . . .                 | 18 |
| Figure 5.2 | Formula to Find the Value of C1 and C2 . . . . . | 18 |
| Figure 6.1 | USB5434B 64 Pin QFN Package . . . . .            | 20 |
| Figure 6.2 | Recommended PCB Land Pattern . . . . .           | 21 |

# Chapter 1 Block Diagram




Figure 1.1 USB5434B Block Diagram

## Chapter 2 Overview

The SMSC USB5434B hub is a 4-port, low-power Hub Controller fully compliant with the *USB 3.0 Specification* [2]. The USB5434B supports 5 Gbps SuperSpeed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS) and 1.5 Mbps Low-Speed (LS) USB signalling for complete coverage of all defined USB operating speeds.

All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors and all required pull-down and pull-up resistors on D+ and D- pins. The over-current sense inputs for the downstream facing ports have internal pull-up resistors.

The USB5434B includes MultiTRAK™ technology, which implements a dedicated Transaction Translator (TT) for each port. Dedicated TTs help maintain consistent full-speed data throughput regardless of the number of active downstream connections.

The hub controller provides a default configuration, expediting implementation.

## Chapter 3 Pin Information

This chapter outlines the pinning configurations for each chip. The detailed pin descriptions are listed by function in [Section 3.2: Pin Descriptions \(Grouped by Function\)](#) on page 10.

### 3.1 Pin Configurations




Figure 3.1 USB5434B 64-Pin QFN

## 3.2 Pin Descriptions (Grouped by Function)

An *N* at the end of a signal name indicates that the active (asserted) state occurs when the signal is at a low voltage level. When the *N* is not present, the signal is asserted when it is at a high voltage level. The terms assertion and negation are used exclusively in order to avoid confusion when working with a mixture of active low and active high signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

**Table 3.1 USB5434B Pin Descriptions**

| SYMBOL                   | BUFFER TYPE | DESCRIPTION                                                                          |
|--------------------------|-------------|--------------------------------------------------------------------------------------|
| <b>USB 3.0 INTERFACE</b> |             |                                                                                      |
| <b>USB3DP_TXUP</b>       | IO-U        | USB 3 Upstream<br>Upstream SuperSpeed transmit data plus                             |
| <b>USB3DM_TXUP</b>       | IO-U        | USB 3 Upstream<br>Upstream SuperSpeed transmit data minus                            |
| <b>USB3DP_RXUP</b>       | IO-U        | USB 3 Upstream<br>Upstream SuperSpeed receive data plus                              |
| <b>USB3DM_RXUP</b>       | IO-U        | USB 3 Upstream<br>Upstream SuperSpeed receive data minus                             |
| <b>USB3DP_TXDN[4:1]</b>  | IO-U        | USB 3 Downstream<br>Downstream SuperSpeed transmit data plus for ports 1 through 4.  |
| <b>USB3DM_TXDN[4:1]</b>  | IO-U        | USB 3 Downstream<br>Downstream SuperSpeed transmit data minus for ports 1 through 4. |
| <b>USB3DP_RXDN[4:1]</b>  | IO-U        | USB 3 Downstream<br>Downstream SuperSpeed receive data plus for ports 1 through 4.   |
| <b>USB3DM_RXDN[4:1]</b>  | IO-U        | USB 3 Downstream<br>Downstream SuperSpeed receive data minus for ports 1 through 4.  |
| <b>USB 2.0 INTERFACE</b> |             |                                                                                      |
| <b>USB2DP_UP</b>         | IO-U        | USB Bus Data<br>These pins connect to the upstream USB bus data signals.             |
| <b>USB2DM_UP</b>         | IO-U        | USB Bus Data<br>These pins connect to the upstream USB bus data signals.             |
| <b>USB2DP_DN[4:1]</b>    | IO-U        | USB Downstream<br>Downstream Hi-Speed data plus for ports 1 through 4.               |
| <b>USB2DM_DN[4:1]</b>    | IO-U        | USB Downstream<br>Downstream Hi-Speed data minus for ports 1 through 4.              |

Table 3.1 USB5434B Pin Descriptions (continued)

| SYMBOL                                | BUFFER TYPE | DESCRIPTION                                                                                                                                                  |
|---------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>USB PORT CONTROL</b>               |             |                                                                                                                                                              |
| <b>PRT_PWR[4:1]/<br/>PRT_CTL[4:1]</b> | O12         | USB Power Enable<br>Enables power to USB peripheral devices downstream.                                                                                      |
| <b>VBUS</b>                           | I/O12       | Upstream VBUS Power Detect<br>This pin can be used to detect the state of the upstream bus power.                                                            |
| <b>OCS1</b>                           | I/O12       | Over-Current Sense 1<br>Input from external current monitor indicating an over-current condition.                                                            |
| <b>OCS2</b>                           | I/O12       | Over-Current Sense 2<br>Input from external current monitor indicating an over-current condition.                                                            |
| <b>OCS3</b>                           | I/O12       | Over-Current Sense 3<br>Input from external current monitor indicating an over-current condition.                                                            |
| <b>OCS4</b>                           | I/O12       | Over-Current Sense 4<br>Input from external current monitor indicating an over-current condition.                                                            |
| <b>MISC</b>                           |             |                                                                                                                                                              |
| <b>RESET_N</b>                        | IS          | Reset Input<br>The system uses this active low signal to reset the chip. The active low pulse should be at least 1 $\mu$ s wide.                             |
| <b>XTALIN</b>                         | ICLKx       | Crystal Input: 25 MHz crystal.<br>This pin connects to either one terminal of the crystal or to an external 25 MHz clock when a crystal is not used.         |
| <b>CLK_IN</b>                         |             | External Clock Input<br>This pin connects to either one terminal of the crystal or to an external 25 MHz clock when a crystal is not used.                   |
| <b>XTALOUT</b>                        | OCLKx       | Crystal Output<br>The clock output, providing a crystal 25 MHz. When an external clock source is used to drive XTALIN/CLK_IN, this pin becomes a no connect. |
| <b>TEST</b>                           | IPD         | Test Pin<br>Treat as a no connect pin or connect to ground. No trace or signal should be routed or attached to this pin.                                     |
| <b>RBIAS</b>                          | I-R         | USB Transceiver Bias<br>A12.0 k $\Omega$ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.              |
| <b>ATEST</b>                          | A           | Analog Test Pin<br>This signal is used for testing the chip and must always be connected to ground.                                                          |
| <b>TCFG1</b>                          | -           | Test Configuration 1<br>In the default configuration, this pin is tied to <b>VDD33</b> .                                                                     |

**Table 3.1 USB5434B Pin Descriptions (continued)**

| <b>SYMBOL</b>            | <b>BUFFER TYPE</b> | <b>DESCRIPTION</b>                                                                                                                                         |
|--------------------------|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>TCFG2</b>             | -                  | Test Configuration 2<br>In the default configuration, this pin is pulled-up to <b>VDD33</b> through a 10 k $\Omega$ resistor.                              |
| <b>TCFG3</b>             | -                  | Test Configuration 3<br>In the default configuration, this pin is tied to <b>VDD33</b> .                                                                   |
| <b>TCFG4</b>             | -                  | Test Configuration 4<br>In the default configuration, this pin is a no connect.                                                                            |
| <b>TCFG5</b>             | -                  | Test Configuration 5<br>In the default configuration, this pin is pulled-down to <b>VSS</b> through a 10 k $\Omega$ resistor.                              |
| <b>TCFG6</b>             | -                  | Test Configuration 6<br>In the default configuration, this pin is pulled-up to <b>VDD33</b> through a 10 k $\Omega$ resistor.                              |
| (1) NC                   | -                  | No connect pins                                                                                                                                            |
| <b>DIGITAL AND POWER</b> |                    |                                                                                                                                                            |
| (4) <b>VDD33</b>         |                    | 3.3 V Power                                                                                                                                                |
| (8) <b>VDD12</b>         |                    | 1.25 V Power                                                                                                                                               |
| <b>VSS</b>               |                    | Ground Pad<br>This exposed pad is the device's only connection to <b>VSS</b> and the primary thermal conduction path. Connect to an appropriate via field. |

### 3.3 Buffer Type Descriptions

**Table 3.2 Buffer Type Descriptions**

| <b>BUFFER TYPE</b> | <b>DESCRIPTION</b>                                   |
|--------------------|------------------------------------------------------|
| I                  | Input                                                |
| I/O                | Input/output                                         |
| IPD                | Input with internal weak pull-down resistor          |
| IPU                | Input with internal weak pull-up resistor            |
| IS                 | Input with Schmitt trigger                           |
| O12                | Output 12 mA                                         |
| I/O12              | Input/output buffer with 12 mA sink and 12 mA source |
| I/OSD12            | Open drain with Schmitt trigger and 12 mA sink.      |
| ICLKx              | XTAL clock input                                     |
| OCLKx              | XTAL clock output                                    |
| I-R                | RBIAS                                                |
| I/O-U              | Analog input/output defined in USB specification     |

## Chapter 4 DC Parameters

### 4.1 Maximum Guaranteed Ratings

| PARAMETER                                      | SYMBOL     | MIN  | MAX                                 | UNITS | COMMENTS                                 |
|------------------------------------------------|------------|------|-------------------------------------|-------|------------------------------------------|
| Storage Temperature                            | $T_A$      | -55  | 150                                 | °C    |                                          |
| Lead Temperature                               |            |      |                                     | °C    | Refer to JEDEC Specification J-STD-020D. |
| 1.25 V supply voltage                          | $V_{DD12}$ | -0.5 | 1.6                                 | V     |                                          |
| 3.3 V supply voltage                           | $V_{DD33}$ | -0.5 | 4.0                                 | V     |                                          |
| Voltage on USB+ and USB- pins                  |            | -0.5 | (3.3 V supply voltage + 2) $\leq$ 6 | V     |                                          |
| Voltage on any signal powered by VDD33 rail    |            | -0.5 | $V_{DD33} + 0.3$                    | V     |                                          |
| Voltage on any signal pin powered by the VDD12 |            | -0.5 | $V_{DD12} + 0.3$                    | V     |                                          |
| HBM ESD Performance                            |            |      | 2                                   | kV    |                                          |

**Notes:**

- Stresses above the specified parameters could cause permanent damage to the device. This is a stress rating only. Therefore, functional operation of the device at any condition above those indicated in the operation sections of this specification are not implied.
- When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested that a clamp circuit be used.

## 4.2 Operating Conditions

| PARAMETER                                   | SYMBOL     | MIN  | MAX        | UNITS   | COMMENTS                                                                                                        |
|---------------------------------------------|------------|------|------------|---------|-----------------------------------------------------------------------------------------------------------------|
| USB5434Bi Operating Temperature             | $T_A$      | -40  | 85         | °C      |                                                                                                                 |
| USB5434B Operating Temperature              | $T_A$      | 0    | 70         | °C      |                                                                                                                 |
| 1.25 V supply voltage                       | $V_{DD12}$ | 1.22 | 1.31       | V       |                                                                                                                 |
| 3.3 V supply voltage                        | $V_{DD33}$ | 3.0  | 3.6        | V       |                                                                                                                 |
| 1.25 V supply rise time                     | $t_{RT}$   | 0    | 400        | $\mu$ s | (Figure 4.1)                                                                                                    |
| 3.3 V supply rise time                      | $t_{RT}$   | 0    | 400        | $\mu$ s | (Figure 4.1)                                                                                                    |
| Voltage on USB+ and USB- pins               |            | -0.3 | 5.5        | V       | If any 3.3 V supply voltage drops below 3.0 V, then the MAX becomes:<br>(3.3 V supply voltage) + 0.5 $\leq$ 5.5 |
| Voltage on any signal powered by VDD33 rail |            | -0.3 | $V_{DD33}$ | V       |                                                                                                                 |




Figure 4.1 Supply Rise Time Model

## 4.3 DC Electrical Characteristics

Table 4.1 DC Electrical Characteristics

| PARAMETER                                   | SYMBOL     | MIN              | TYP | MAX | UNITS   | COMMENTS                                              |
|---------------------------------------------|------------|------------------|-----|-----|---------|-------------------------------------------------------|
| <b>IS Type Input Buffer</b>                 |            |                  |     |     |         |                                                       |
| Low Input Level                             | $V_{ILI}$  |                  |     | 0.8 | V       | TTL Levels                                            |
| High Input Level                            | $V_{IHI}$  | 2.0              |     |     | V       |                                                       |
| Hysteresis (IS only)                        | $V_{HYSI}$ |                  | 420 |     | mV      |                                                       |
| <b>I, IPU, IPD Type Input Buffer</b>        |            |                  |     |     |         |                                                       |
| Low Input Level                             | $V_{ILI}$  |                  |     | 0.8 | V       | TTL Levels                                            |
| High Input Level                            | $V_{IHI}$  | 2.0              |     |     | V       |                                                       |
| Pull Down                                   | PD         |                  | 72  |     | $\mu A$ | $V_{IN} = 0$                                          |
| Pull Up                                     | PU         |                  | 58  |     | $\mu A$ | $V_{IN} = V_{DD33}$                                   |
| <b>ICLK Input Buffer</b>                    |            |                  |     |     |         |                                                       |
| Low Input Level                             | $V_{ILCK}$ |                  |     | 0.3 | V       |                                                       |
| High Input Level                            | $V_{IHCK}$ | 0.8              |     |     | V       |                                                       |
| Input Leakage                               | $I_{IL}$   | -10              |     | +10 | $\mu A$ | $V_{IN} = 0$ to $V_{DD33}$                            |
| <b>Input Leakage (All I and IS buffers)</b> |            |                  |     |     |         |                                                       |
| Low Input Leakage                           | $I_{IL}$   | -10              |     | +10 | $\mu A$ | $V_{IN} = 0$                                          |
| High Input Leakage                          | $I_{IH}$   | -10              |     | +10 | $\mu A$ | $V_{IN} = V_{DD33}$                                   |
| <b>O12 Type Buffer</b>                      |            |                  |     |     |         |                                                       |
| Low Output Level                            | $V_{OL}$   |                  |     | 0.4 | V       | $I_{OL} = 12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$  |
| High Output Level                           | $V_{OH}$   | $V_{DD33} - 0.4$ |     |     | V       | $I_{OH} = -12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$ |
| Output Leakage                              | $I_{OL}$   | -10              |     | +10 | $\mu A$ | $V_{IN} = 0$ to $V_{DD33}$<br>(Note 4.1)              |

Table 4.1 DC Electrical Characteristics

| PARAMETER                                       | SYMBOL   | MIN              | TYP | MAX | UNITS         | COMMENTS                                              |
|-------------------------------------------------|----------|------------------|-----|-----|---------------|-------------------------------------------------------|
| <b>I/O12, I/O12PU &amp; I/O12PD Type Buffer</b> |          |                  |     |     |               |                                                       |
| Low Output Level                                | $V_{OL}$ |                  |     | 0.4 | V             | $I_{OL} = 12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$  |
| High Output Level                               | $V_{OH}$ | $V_{DD33} - 0.4$ |     |     | V             | $I_{OH} = -12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$ |
| Output Leakage                                  | $I_{OL}$ | -10              |     | +10 | $\mu\text{A}$ | $V_{IN} = 0 \text{ to } V_{DD33}$ (Note 4.1)          |
| Pull Down                                       | PD       |                  | 72  |     | $\mu\text{A}$ |                                                       |
| Pull Up                                         | PU       |                  | 58  |     | $\mu\text{A}$ |                                                       |
| <b>IO-U</b><br>(Note 4.2)                       |          |                  |     |     |               |                                                       |

**Note 4.1** Output leakage is measured with the current pins in high impedance.

**Note 4.2** See *USB 2.0 Specification* [1] for USB DC electrical characteristics.

## 4.4 Capacitance

Table 4.2 Pin Capacitance

| PARAMETER               | SYMBOL     | LIMITS |     |     | UNIT | TEST CONDITION                                                         |
|-------------------------|------------|--------|-----|-----|------|------------------------------------------------------------------------|
|                         |            | MIN    | TYP | MAX |      |                                                                        |
| Clock Input Capacitance | $C_{XTAL}$ |        |     | 2   | pF   | All pins except USB pins and the pins under the test tied to AC ground |
| Input Capacitance       | $C_{IN}$   |        |     | 5   | pF   |                                                                        |
| Output Capacitance      | $C_{OUT}$  |        |     | 10  | pF   |                                                                        |

**Note 4.3** Capacitance  $T_A = 25^\circ\text{C}$ ;  $f_c = 1 \text{ MHz}$ ;  $V_{DD33} = 3.3 \text{ V}$

## Chapter 5 AC Specifications

### 5.1 Oscillator/Crystal

Crystal: Parallel resonant, fundamental mode, 25 MHz  $\pm 30$  ppm

External Clock: 50% duty cycle  $\pm 10\%$ , 25 MHz  $\pm 30$  ppm, jitter < 100 ps rms




Figure 5.1 Typical Crystal Circuit

Table 5.1 Crystal Circuit Legend

| SYMBOL         | DESCRIPTION                            | IN ACCORDANCE WITH                                                                 |
|----------------|----------------------------------------|------------------------------------------------------------------------------------|
| $C_0$          | Crystal shunt capacitance              | Crystal manufacturer's specification ( <a href="#">Note 5.1</a> )                  |
| $C_L$          | Crystal load capacitance               |                                                                                    |
| $C_B$          | Total board or trace capacitance       | OEM board design                                                                   |
| $C_S$          | Stray capacitance                      | SMSC IC and OEM board design                                                       |
| $C_{XTAL}$     | XTAL pin input capacitance             | SMSC IC                                                                            |
| $C_1$<br>$C_2$ | Load capacitors installed on OEM board | Calculated values based on <a href="#">Figure 5.2</a> ( <a href="#">Note 5.2</a> ) |

$$C_1 = 2 \times (C_L - C_0) - C_{S1}$$

$$C_2 = 2 \times (C_L - C_0) - C_{S2}$$

Figure 5.2 Formula to Find the Value of  $C_1$  and  $C_2$

**Note 5.1**  $C_0$  is usually included (subtracted by the crystal manufacturer) in the specification for  $C_L$  and should be set to 0 for use in the calculation of the capacitance formulas in [Figure 5.2](#). However, the PCB itself may present a parasitic capacitance between XTALIN and XTALOUT. For an accurate calculation of  $C_1$  and  $C_2$ , take the parasitic capacitance between traces XTALIN and XTALOUT into account.

**Note 5.2** Consult crystal manufacturer documentation for recommended capacitance values.

## 5.2 External Clock

50% duty cycle  $\pm 10\%$ , 25 MHz  $\pm 30$  ppm, jitter  $< 100$  ps rms.

**Note:** The external clock is based upon 1.2 V CMOS Logic. **XTALOUT** should be treated as a no connect when an external clock is supplied.

### 5.2.1 USB 2.0

The SMSC hub conforms to all voltage, power, and timing characteristics and specifications as set forth in the *USB 2.0 Specification* [\[1\]](#).

**Figure 6.1 USB5434B 64 Pin QFN Package**

### Table 6.1 USB5434B 64-Pin QFN Dimensions

|       | MIN      | NOMINAL | MAX  | REMARKS                     |
|-------|----------|---------|------|-----------------------------|
| A     | 0.80     | 0.85    | 1.00 | Overall Package Height      |
| A1    | 0        | 0.02    | 0.05 | Standoff                    |
| A2    | -        | 0.65    | 0.80 | Mold Cap Thickness          |
| D/E   | 8.90     | 9.00    | 9.10 | X/Y Body Size               |
| D1/E1 | 8.65     | 8.75    | 8.85 | X/Y Mold Cap Size           |
| D2/E2 | 5.90     | 6.00    | 6.10 | X/Y Exposed Pad Size        |
| L     | 0.30     | 0.40    | 0.50 | Terminal Length             |
| b     | 0.18     | 0.25    | 0.30 | Terminal Width              |
| K     | 0.90     | -       | -    | Center Pad to Pin Clearance |
| e     | 0.50 BSC |         |      | Terminal Pitch              |

**Notes:**

1. All dimensions are in millimeters unless otherwise noted.
2. Dimension "b" applies to plated terminals and is measured between 0.15 and 0.30 mm from the terminal tip.
3. The pin 1 identifier may vary, but is always located within the zone indicated.




Figure 6.2 Recommended PCB Land Pattern

## Chapter 7 Revision History

**Table 7.1 Customer Revision History**

| REVISION LEVEL & DATE  | SECTION/FIGURE/ENTRY | CORRECTION        |
|------------------------|----------------------|-------------------|
| Rev. 1.0<br>(09-06-12) | All                  | Initial revision. |

## Appendix A (Acronyms)

**I<sup>2</sup>C®**: Inter-Integrated Circuit<sup>1</sup>

**OCS**: Over-Current Sense

**PCB**: Printed Circuit Board

**PHY**: Physical Layer

**PLL**: Phase-Locked Loop

**QFN**: Quad Flat No Leads

**RoHS**: Restriction of Hazardous Substances Directive

**SCL**: Serial Clock

**SIE**: Serial Interface Engine

**SMBus**: System Management Bus

**TT**: Transaction Translator

---

<sup>1</sup>.I<sup>2</sup>C is a registered trademark of Philips Corporation.

## Appendix B (References)

- [1] Universal Serial Bus Specification, Version 2.0, April 27, 2000 (12/7/2000 and 5/28/2002 Errata)  
USB Implementers Forum, Inc. <http://www.usb.org>
- [2] Universal Serial Bus Specification, Version 3.0, November 13, 2008  
USB Implementers Forum, Inc. <http://www.usb.org>
- [3] System Management Bus Specification, version 1.0  
SMBus. <http://smbus.org/specs/>
- [4] MicroChip 24AA02/24LC02B (Revision C)  
Microchip Technology Inc. <http://www.microchip.com/>

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip:](#)

[USB5434B-JZX](#) [USB5434B-JZXTR](#)

## Данный компонент на территории Российской Федерации

**Вы можете приобрести в компании MosChip.**

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: [info@moschip.ru](mailto:info@moschip.ru)

Skype отдела продаж:

moschip.ru

moschip.ru\_4

moschip.ru\_6

moschip.ru\_9