



# SILEGO

# SLG59M307V

## Ultra-small 7.8 mΩ 4 A Load Switch with Discharge


### General Description

The SLG59M307V is a 7.8 mΩ 4 A single-channel load switch that is able to switch 0.85 to 5 V power rails. The product is packaged in an ultra-small 1.5 x 2.0 mm package.

### Features

- 1.5 x 2.0 mm FC-TDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- User selectable ramp rate with external capacitor
- 7.8 mΩ  $R_{DS(ON)}$  while supporting 4 A
- Discharges load when off
- Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: -20 °C to 70 °C
- Operating Voltage: 1.5 V to 5.5 V

### Pin Configuration




**8-pin FC-TDFN**  
(Top View)

### Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching

### Block Diagram





### Pin Description

| Pin # | Pin Name | Type   | Pin Description                                                                                |
|-------|----------|--------|------------------------------------------------------------------------------------------------|
| 1     | VDD      | PWR    | VDD power for load switch control (1.5 V to 5.5 V)                                             |
| 2     | ON       | Input  | Turns MOSFET ON (4 M $\Omega$ pull down resistor)<br>CMOS input with VIL < 0.3 V, VIH > 0.85 V |
| 3     | D        | MOSFET | Drain of Power MOSFET (fused with pin 4)                                                       |
| 4     | D        | MOSFET | Drain of Power MOSFET (fused with pin 3)                                                       |
| 5     | S        | MOSFET | Source of Power MOSFET (fused with pin 6)                                                      |
| 6     | S        | MOSFET | Source of Power MOSFET (fused with pin 5)                                                      |
| 7     | CAP      | Input  | Capacitor for controlling power rail ramp rate                                                 |
| 8     | GND      | GND    | Ground                                                                                         |

### Ordering Information

| Part Number  | Type                       | Production Flow             |
|--------------|----------------------------|-----------------------------|
| SLG59M307V   | FC-TDFN 8L                 | Commercial, -20 °C to 70 °C |
| SLG59M307VTR | FC-TDFN 8L (Tape and Reel) | Commercial, -20 °C to 70 °C |



### Absolute Maximum Ratings

| Parameter         | Description                       | Conditions                               | Min. | Typ. | Max. | Unit |
|-------------------|-----------------------------------|------------------------------------------|------|------|------|------|
| $V_{DD}$          | Power Supply                      |                                          | --   | --   | 7    | V    |
| $T_S$             | Storage Temperature               |                                          | -65  | --   | 150  | °C   |
| $ESD_{HBM}$       | ESD Protection                    | Human Body Model                         | 2000 | --   | --   | V    |
| $W_{DIS}$         | Package Power Dissipation         |                                          | --   | --   | 1    | W    |
| MOSFET $IDS_{PK}$ | Peak Current from Drain to Source | For no more than 1 ms with 1% duty cycle | --   | --   | 6    | A    |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Electrical Characteristics

$T_A = -20$  to  $70$  °C (unless otherwise stated)

| Parameter        | Description                          | Conditions                                                                            | Min.                      | Typ. | Max.     | Unit |
|------------------|--------------------------------------|---------------------------------------------------------------------------------------|---------------------------|------|----------|------|
| $V_{DD}$         | Power Supply Voltage                 | -20 to $70$ °C                                                                        | 1.5                       | --   | 5.5      | V    |
| $I_{DD}$         | Power Supply Current (PIN 1)         | when OFF                                                                              | --                        | --   | 1        | μA   |
|                  |                                      | when ON, No load                                                                      | --                        | 70   | 100      | μA   |
| $R_{DS_{ON}}$    | Static Drain to Source ON Resistance | $T_A$ $25$ °C @ 100 mA                                                                | --                        | 7.8  | 8.5      | mΩ   |
|                  |                                      | $T_A$ $70$ °C @ 100 mA                                                                | --                        | 8.5  | 9.6      | mΩ   |
| $IDS$            | Operating Current                    | $V_D = 0.85$ V to 5.5 V                                                               | --                        | --   | 4        | A    |
| $V_D$            | Drain Voltage                        |                                                                                       | 0.85                      | --   | $V_{DD}$ | V    |
| $T_{ON\_Delay}$  | ON pin Delay Time                    | 50% ON to Ramp Begin                                                                  | 0                         | 300  | 500      | μs   |
| $T_{Total\_ON}$  | Total Turn On Time                   | 50% ON to 90% $V_S$                                                                   | Configurable <sup>1</sup> |      |          | ms   |
|                  |                                      | Example: CAP (PIN 7) = 4 nF, $V_{DD} = V_D = 5$ V, Source_Cap = 10 μF, $IDS = 100$ mA | --                        | 1.96 | --       | ms   |
| $T_{SLEWRATE}$   | Slew Rate                            | 10% $V_S$ to 90% $V_S$                                                                | Configurable <sup>1</sup> |      |          | V/ms |
|                  |                                      | Example: CAP (PIN 7) = 4 nF, $V_{DD} = V_D = 5$ V, Source_Cap = 10 μF, $IDS = 100$ mA | --                        | 3.0  | --       | V/ms |
| $CAP_{SOURCE}$   | Source Cap                           | Source to GND                                                                         | --                        | --   | 500      | μF   |
| $R_{DIS}$        | Discharge Resistance                 |                                                                                       | 100                       | 150  | 300      | Ω    |
| $ON\_V_{IH}$     | High Input Voltage on ON pin         |                                                                                       | 0.85                      | --   | $V_{DD}$ | V    |
| $ON\_V_{IL}$     | Low Input Voltage on ON pin          |                                                                                       | -0.3                      | 0    | 0.3      | V    |
| $T_{OFF\_Delay}$ | OFF Delay Time                       | 50% ON to $V_S$ Fall, $V_{DD} = V_D = 5$ V                                            | --                        | --   | 15       | μs   |

Notes:

1. Refer to table for configuration details.



### **SLG59M307V Turn ON**

The normal power on sequence is first VDD, with VD only being applied after VDD is  $> 1\text{ V}$ , and then ON after VD is at least 90% of final value. The normal power off sequence is the power on sequence in reverse.

If VDD and VD are turned on at the same time then it is possible that a voltage glitch will appear on VS before VDD achieves 1V which is the  $V_T$  of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of VDD & VD.


### **SLG59M307V Turn ON**

The VS ramp follows a linear path, not an RC limitation provided the ramp is slow enough to not be current limited by load capacitance.




### $T_{Total\_ON}$ vs. CAP @ $V_{DD} = 3.3\text{ V}$

SLG59M307V  $T_{Total\_ON}$ : ON (50%) -  $V_S$  (90%)  
 $V_{DD} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $C_L = 10\text{ }\mu\text{F}$ ,  $I_{DS} = 100\text{ mA}$



### $T_{Total\_ON}$ vs. CAP @ $V_{DD} = 5.0\text{ V}$


SLG59M307V  $T_{Total\_ON}$ : ON (50%) -  $V_S$  (90%)  
 $V_{DD} = 5.0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $C_L = 10\text{ }\mu\text{F}$ ,  $I_{DS} = 100\text{ mA}$






### $T_{SLEW}$ vs. CAP @ $V_{DD} = 3.3\text{ V}$

SLG59M307V  $T_{SLEW}$ :  $V_S$  (10%) -  $V_S$  (90%)  
 $V_{DD} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $C_L = 10\text{ }\mu\text{F}$ ,  $I_{DS} = 100\text{ mA}$




### $T_{SLEW}$ vs. CAP @ $V_{DD} = 5.0\text{ V}$

SLG59M307V  $T_{SLEW}$ :  $V_S$  (10%) -  $V_S$  (90%)  
 $V_{DD} = 5.0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $C_L = 10\text{ }\mu\text{F}$ ,  $I_{DS} = 100\text{ mA}$





### $T_{Total\_ON}$ , $T_{ON\_Delay}$ and Slew Rate Measurement





**Package Top Marking System Definition**





### Package Drawing and Dimensions

8 Lead TDFN Package 1.5 x 2.0 mm (Fused Lead)  
JEDEC MO-252, Variation W2015D



Unit: mm

| Symbol | Min   | Nom. | Max   | Symbol | Min      | Nom.  | Max   |
|--------|-------|------|-------|--------|----------|-------|-------|
| A      | 0.70  | 0.75 | 0.80  | L      | 0.35     | 0.40  | 0.45  |
| A1     | 0.005 | -    | 0.060 | L1     | 0.515    | 0.565 | 0.615 |
| A2     | 0.15  | 0.20 | 0.25  | L2     | 0.135    | 0.185 | 0.235 |
| b      | 0.15  | 0.20 | 0.25  | e      | 0.50 BSC |       |       |
| D      | 1.95  | 2.00 | 2.05  | S      | 0.37 REF |       |       |
| E      | 1.45  | 1.50 | 1.55  |        |          |       |       |




### Tape and Reel Specifications

| Package Type     | # of Pins | Nominal Package Size [mm] | Max Units |         | Reel & Hub Size [mm] | Leader (min) |             | Trailer (min) |             | Tape Width [mm] | Part Pitch [mm] |
|------------------|-----------|---------------------------|-----------|---------|----------------------|--------------|-------------|---------------|-------------|-----------------|-----------------|
|                  |           |                           | per Reel  | per Box |                      | Pockets      | Length [mm] | Pockets       | Length [mm] |                 |                 |
| TDFN 8L FC Green | 8         | 1.5 x 2.0 x 0.75          | 3000      | 3000    | 178 / 60             | 100          | 400         | 100           | 400         | 8               | 4               |

### Carrier Tape Drawing and Dimensions

| Package Type     | PocketBTM Length | PocketBTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
|------------------|------------------|-----------------|--------------|------------------|--------------|---------------------|-------------------------|-----------------------------|------------|
|                  | A0               | B0              | K0           | P0               | P1           | D0                  | E                       | F                           | W          |
| TDFN 8L FC Green | 1.68             | 2.18            | 0.9          | 4                | 4            | 1.5                 | 1.75                    | 3.5                         | 8          |



Refer to EIA-481 specification

### Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.25 mm<sup>3</sup> (nominal). More information can be found at [www.jedec.org](http://www.jedec.org).

## Данный компонент на территории Российской Федерации

**Вы можете приобрести в компании MosChip.**

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: [info@moschip.ru](mailto:info@moschip.ru)

Skype отдела продаж:

moschip.ru

moschip.ru\_4

moschip.ru\_6

moschip.ru\_9