

FULLY-INTEGRATED 802.3-COMPLIANT PoE PD INTERFACE AND LOW-EMI SWITCHING REGULATOR

Features

- Pin-compatible replacement for the obsolete Si3402-A
- IEEE 802.3 standard-compliant solution, including pre-standard (legacy) PoE support
- Highly-integrated IC enables compact solution footprints
 - Minimal external components
 - Integrated diode bridges and transient surge suppressor
 - Integrated switching regulator controller with on-chip power FET
 - Integrated dual current-limited hotswap switch
- Programmable classification circuit
- Incorporates switcher EMI-reduction techniques.
- Supports non-isolated and isolated switching topologies
- Comprehensive protection circuitry
 - Transient overvoltage protection
 - Undervoltage lockout
 - Early power-loss indicator
 - Thermal shutdown protection
 - Foldback current limiting
- Low-profile 5 x 5 mm 20-pin QFN
- RoHS-compliant

Applications

- Voice over IP telephones and adapters
- Wireless access points
- Security cameras
- Point-of-sale terminals
- Internet appliances
- Network devices
- High power applications

Description

The Si3402 integrates all power management and control functions required in a Power-over-Ethernet (PoE) powered device (PD) application. The Si3402 converts the high voltage supplied over the 10/100/1000BASE-T Ethernet connection into a regulated, low-voltage output supply. The optimized architecture of the Si3402 minimizes the solution footprint, reduces external BOM cost, and enables the use of low-cost external components while maintaining high performance. The Si3402 integrates the required diode bridges and transient surge suppressor, thus enabling direct connection of the IC to the Ethernet RJ-45 connector. The switching power FET and all associated functions are also integrated. The integrated switching regulator supports isolated (flyback) and non-isolated (buck) converter topologies. The Si3402 supports IEEE 802.3at Type 1 Powered Device applications. Standard external resistors connected to the Si3402 provide the proper 802.3 signatures for the detection function and programming of the classification mode. Startup circuits ensure well-controlled initial operation of both the hotswap switch and the voltage regulator. The Si3402 is available in a low-profile, 20-pin, 5 x 5 mm QFN package. The Si3402 is designed for IEEE 802.3at Type 1 (Class 3 and below) applications. The Si3402-B is a pin-compatible replacement of the obsolete Si3402-A. PCB layouts designed for Si3402-A can be reused with Si3402-B, but some component value changes are required.




Ordering Information:

See page 18.

Pin Assignments


5 x 5 mm QFN (Top View)



Note: Original pin names shown for compatibility reasons, but SSFT, ISOSSFT, VPOSS, and VSS1 are not internally connected.

Si3402-B

Functional Block Diagram



Note: Original pin names shown for compatibility reasons, but SSFT, ISOSSFT, VPOSS, and VSS1 are not internally connected.

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Application Schematics	8
3. Functional Description	10
3.1. Overview	10
3.2. PD Hotswap Controller	10
3.3. Switching Regulator	13
4. Pin Descriptions	15
5. Package Outline	16
6. Recommended Land Pattern	17
7. Ordering Guide	18
8. Device Marking Diagram	19
Document Change List	20
Contact Information	21

Si3402-B

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Description	Symbol	Min	Typ	Max	Units
CT1 – CT2 or SP1 – SP2	VPORT	2.8	—	57	V
Ambient Operating Temperature	TA	–40	25	85	°C

Note: Unless otherwise noted, all voltages referenced to VNEG. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltage and ambient temperature unless otherwise noted.

Table 2. Absolute Maximum Ratings¹

Type	Description	Rating	Unit
Voltage	CT1 to CT2 ²	–100 to 100	V
	SP1 to SP2 ²	–100 to 100	
	VPOS	–0.7 to 100	
	HSD	–0.7 to 100	
	V _{SS1} , V _{SS2} , or V _{SSA}	–0.7 to 100	
	V _{SS1} to V _{SS2} or V _{SSA}	–0.3 to 0.3	
	SWO ³	–0.7 to 100	
	PLOSS to VPOS	–100 to 0.7	
	RDET	–0.7 to 100	
	VDD to VSS1, VSS2, or VSSA	–0.3 to 5.5	
Peak Current	CT1, CT2, SP1, SP2 ²	–5 to 5	A
	VPOS ²	–5 to 5	
DC Current ⁴	CT1,CT2,SP1,SP2	–0.2 to 0.2	A
Ambient Temperature	Storage	–65 to 150	°C
	Operating	–40 to 85	

Notes:

1. Unless otherwise noted, all voltages referenced to VNEG. Permanent device damage may occur if the maximum ratings are exceeded. Functional operation should be restricted to those conditions specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may adversely affect device reliability.
2. Transient surge is defined in IEC60060 as a 1000 V impulse of either polarity applied across CT1–CT2 or SP1–SP2. The shape of the impulse shall have a 300 ns full rise time and a 50 μs half fall time, with 201 Ω source impedance.
3. SWO is referenced to V_{SS2}.
4. Higher dc current is possible in the application, but only utilizing external bridge diodes. Refer to reference design documentation for further detail.

Table 3. Surge Immunity Ratings^{1,2,3}

Type	Description	Rating	Unit
CDE ⁴	Cable discharge event tolerance	-3.5 to 3.5	kV
ESD (System-Level)	Air discharge (IEC 61000-4-2)	-16.5 to 16.5	kV
	Contact discharge (IEC 61000-4-2)	-8 to 8	kV
ESD (CDM)	JEDEC (JESD22-C101C)	-750 to 750	V
ESD (HBM)	JEDEC (JESD22-A114E)	-2000 to 2000	V
Telephony Voltage Compatibility	IEEE 802.3, Clause 33.5.6	175	Vp

Notes:

1. Permanent device damage may occur if the maximum ratings are exceeded. Functional operation should be restricted to those conditions specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may adversely affect device reliability.
2. For more information regarding system-level surge tolerance, refer to "AN315: Robust Electrical Surge Immunity for PoE PDs through Integrated Protection".
3. Designs must be compliant with the PCB layout and external component recommendations outlined in the Si3402 EVB User Guide and application note, "AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs".
4. J. Deatherage and D. Jones, "Multiple Factors Trigger Cable Discharge Events in Ethernet LANs," Electronic Design Dec. 4, 2000.

Table 4. Electrical Characteristics

Parameter	Description	Min	Typ	Max	Unit
VPORT	Detection	2.7	—	11	V
	Classification	14	—	22	
	Undervoltage Lockout (UVLO) Engaged (Switching regulator OFF)	—	—	42	
	Undervoltage Lockout (UVLO) Disengaged (Switching regulator ON)	30	—	36	
	Transient Surge ¹	—	100	—	
Input Offset Current	VPORT < 10 V	—	—	10	μA
Diode Bridge Leakage	VPORT = 57 V	—	—	25	μA
IPORT Classification ²	Class 0	0	—	4	mA
	Class 1	9	—	12	
	Class 2	17	—	20	
	Class 3	26	—	30	
	Class 4	36	—	44	
IPORT Operating Current ³	36 V ≤ VPORT ≤ 57 V	—	2	3.1	mA
Current Limit ⁴	Inrush	—	140	—	mA
	Operating	470	—	680	mA
Hotswap FET On-Resistance	36 V ≤ VPORT ≤ 57 V	1	—	3	Ω
Power Loss (PLOSS) VPORT Threshold	VPOS - (Greater of CT1 or CT2), or VPOS - (Greater of SP1 or SP2)	1	1.5	2	V
Switcher Frequency		—	350	—	kHz
Maximum Switcher Duty Cycle		—	50	75	%
Switcher Output Transient Voltage		—	—	100	V
Switching FET On-Resistance		0.3	0.5	1	Ω
Regulated Feedback @ Pin FB ⁶	DC Avg.	—	1.35	—	V

Notes:

1. Transient surge defined in IEC60060 as a 1000 V impulse of either polarity applied to CT1–CT2 or SP1–SP2. The shape of the impulse shall have a 300 ns full rise time and a 50 μs half fall time with 201 Ω source impedance.
2. The classification currents are guaranteed only when recommended RCLASS resistors are used, as specified in Table 10.
3. IPORT includes full operating current of switching regulator controller.
4. The PD interface includes dual-level input current limit. At turn-on, before the HSO load capacitor is charged, the current limit is set at the inrush level. After the capacitor has been charged within ~1.25 V of VNEG, the operating current limit is engaged. This higher current limit remains active until the UVLO lower limit has been tripped or until the hotswap switch is sufficiently current-limited to cause a foldback of the HSO voltage.
5. See application note, “AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs” for more information.
6. Applies to non-isolated applications only (VOUT on schematic in Figure 1).

Table 4. Electrical Characteristics (Continued)

Parameter	Description	Min	Typ	Max	Unit
Regulated Output Voltage Tolerance ⁶	Output voltage tolerance @ VOUT	-5	—	5	%
VDD Accuracy	0-5 mA and UVLO Disengaged	4.5	—	5.5	V
Thermal Shutdown	Junction temperature	—	160	—	°C
Thermal Shutdown Hysteresis		—	—	25	°C
Notes:					
<ol style="list-style-type: none"> 1. Transient surge defined in IEC60060 as a 1000 V impulse of either polarity applied to CT1–CT2 or SP1–SP2. The shape of the impulse shall have a 300 ns full rise time and a 50 μs half fall time with 201 Ω source impedance. 2. The classification currents are guaranteed only when recommended RCLASS resistors are used, as specified in Table 10. 3. IPORT includes full operating current of switching regulator controller. 4. The PD interface includes dual-level input current limit. At turn-on, before the HSO load capacitor is charged, the current limit is set at the inrush level. After the capacitor has been charged within \sim1.25 V of VNEG, the operating current limit is engaged. This higher current limit remains active until the UVLO lower limit has been tripped or until the hotswap switch is sufficiently current-limited to cause a foldback of the HSO voltage. 5. See application note, “AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs” for more information. 6. Applies to non-isolated applications only (VOUT on schematic in Figure 1). 					

Table 5. Total Power Dissipation

Description	Test Condition	Min	Typ	Max	Unit
Power Dissipation	VPORT = 50 V, VOUT = 5 V, 2 A	—	1.2	—	W
Power Dissipation*	VPORT = 50 V, VOUT = 5 V, 2 A w/ diode bridges bypassed	—	0.7	—	W
<p>*Note: Silicon Laboratories recommends the on-chip diode bridges be bypassed when output power requirements are >7 W or in thermally-constrained applications. For more information, see “AN313: Using the Si3402 in High Power Applications”.</p>					

Table 6. Package Thermal Characteristics

Parameter	Symbol	Test Condition	Typ	Unit
Thermal Resistance (Junction to Ambient)	θ_{JA}	Still air; assumes a minimum of nine thermal vias are connected to a 2 in ² heat spreader plane for the package “pad” node (VNEG).	44	°C/W

2. Typical Application Schematics




Figure 1. Schematic—Class 0 with Non-Isolated 5 V Output*

***Note:** This is a simplified schematic. See application note, “AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs” for more details and complete application schematics.

Table 7. Component Listing—Class 0 with 5 V Output

Item	Type	Value	Toler.	Rating	Notes
C1	Capacitor	15 μ F	20%	100 V	Switcher supply capacitor. Several parallel capacitors are used for lower ESR.
C2	Capacitor	0.1 μ F	20%	100 V	PD input supply capacitor.
C3	Capacitor	560 μ F	20%	10 V	Switcher load capacitor — 560 μ F in parallel with X5R 22 μ F capacitor for lower ESR.
C4	Capacitor	0.1 μ F	20%	16 V	VDD bypass capacitor.
C5					Do not populate.
C6	Capacitor	1 nF	10%	16 V	Compensation capacitor.
C7					Do not populate.
R1	Resistor	24.3 k Ω	1%	1/16 W	Detection resistor.
R2	Resistor	8.66 k Ω	1%	1/16 W	Feedback resistor divider.
R3	Resistor	3.24 k Ω	1%	1/16 W	Feedback resistor divider.
R4	Resistor	47 k Ω	20%	1/16 W	Feedback compensation resistor.
D1	Diode			100 V	Schottky diode; part no. PDS5100.
L1	Inductor	33 μ H	20%	3.5 A	Coilcraft part no. MSS1278-333ML.




Figure 2. Schematic—Class 1 with Isolated 5.0 V Output*

***Note:** This is a simplified schematic. See application note, “AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs” for more details and complete application schematics.

Table 8. Components—Class 1 with Isolated 5.0 V Output

Item	Type	Value	Toler.	Rating	Notes
C1	Capacitor	15 μ F	20%	100 V	Switcher supply capacitor. Several parallel capacitors are used for lower ESR.
C2	Capacitor	0.1 μ F	20%	100 V	PD input supply capacitor.
C3	Capacitor	1000 μ F	20%	10 V	Switcher load capacitor. 100 μ F in parallel 1000 μ F and optional 1 μ H inductor for additional filtering.
C4	Capacitor	3.3 nF	10%	16 V	Feedback compensation.
C5	Capacitor	15 nF	10%	16 V	Feedback compensation.
C7	Capacitor	0.1 μ F	20%	16 V	VDD bypass capacitor.
C8					Do not populate.
R1	Resistor	24.3 k Ω	1%	1/16 W	Detection resistor.
R2	Resistor	4.7 k Ω	10%	1/16 W	Pull-up resistor.
R3	Resistor	0 Ω		1/16 W	0 Ω resistor.
R4	Resistor	0 Ω		1/16 W	0 Ω resistor.
R5	Resistor	2.05 k Ω	1%	1/16 W	Pull-up resistor.
R6	Resistor	36.5 k Ω	1%	1/16 W	Feedback resistor divider.
R7	Resistor	12.1 k Ω	1%	1/16 W	Feedback resistor divider.
R8	Resistor	127 Ω	1%	1/16 W	Classification resistor.
D1	Diode	10 A		40 V	Schottky diode; part no. PN PDS1040.
D2	Diode	2 A		100 V	Snubber diode (1N4148)
D3	Diode	30 V		4.22 A	Snubber diode (DFLT30A)
T1	Transformer	40 μ H			Coilcraft part number FA2672 (5 V).
VO618A	Opto-coupler				
TLV431	Voltage reference				

Table 9. Hotswap Interface Modes

Input Voltage (CT1-CT2 or SP1-SP2)	Si3402 Mode
0 to 2.7 V	Inactive
2.7 to 11 V	Detection signature
11 to 14 V	Detection turns off and internal bias starts
14 to 22 V	Classification signature
22 to 42 V	Transition region
42 up to 57 V	Switcher operating mode (hysteresis limit based on rising input voltage)
57 down to 36 V	Switcher operating mode (hysteresis limit based on falling input voltage)

3.2.1. Rectification Diode Bridges and Surge Suppressor

The 802.3 specification defines the input voltage at the RJ-45 connector of the PD with no reference to polarity. In other words, the PD must be able to accept power of either polarity at each of its inputs. This requirement necessitates the use of two sets of diode bridges, one for the CT1 and CT2 pins and one for the SP1 and SP2 pins to rectify the voltage. Furthermore, the standard requires that a PD withstand a high-voltage transient surge consisting of a 1000 V common-mode impulse with 300 ns rise time and 50 μ s half fall time. Typically, the diode bridge and the surge suppressor have been implemented externally, adding cost and complexity to the PD system design.

The diode bridge* and the surge suppressor have been integrated into the Si3402, thus reducing system cost and design complexity.

***Note:** Silicon Laboratories recommends that on-chip diode bridges be bypassed when >7 W of output power is required.

By integrating the diode bridges, the Si3402 gains access to the input side of the diode bridge. Monitoring the voltage at the input of the diode bridges instead of the voltage across the load capacitor provides the earliest indication of a power loss. This true early power loss indicator, PLOSS, provides a local microcontroller time to save states and shut down gracefully before the load capacitor discharges below the minimum 802.3-specified operating voltage of 36 V. Integration of the surge suppressor enables optimization of the clamping voltage and guarantees protection of all connected circuitry.

As an added benefit, the transient surge suppressor, when tripped, actively disables the hotswap interface and switching regulator, preventing downstream circuits from encountering the high-energy transients.

3.2.2. Detection

In order to identify a device as a valid PD, a PSE will apply a voltage in the range of 2.8 to 10 V on the cable and look for the 24.3 k signature resistor. The Si3402 will react to voltages in this range by connecting an external 24.3 k resistor between VPOS and VNEG. This external resistor and internal low-leakage control circuitry create the proper signature to alert the PSE that a valid PD has been detected and is ready to have power applied. The internal hotswap switch is disabled during this time to prevent the switching regulator and attached load circuitry from generating errors in the detection signature.

Since the Si3402 integrates the diode bridges, the IC can compensate for the voltage and resistance effects of the diode bridges. The 802.3 specification requires that the PSE use a multi-point, $\Delta V/\Delta I$ measurement technique to remove the diode-induced dc offset from the signature resistance measurement. However, the specification does not address the diode's nonlinear resistance and the error induced in the signature resistor measurement. Since the diode's resistance appears in series with the signature resistor, the PD system must find some way of compensating for this error. In systems where the diode bridges are external, compensation is difficult and suffers from errors. Since the diode bridges are integrated in the Si3402, the IC can compensate for this error by offsetting resistance across all operating conditions and thus meeting the 802.3 requirements. An added benefit is that this function can be tested during the IC's automated testing step, guaranteeing system compliance when used in the final PD application. For more information about supporting higher-power applications (above 12.95 W), see "AN313: Using the Si3402 in High Power Applications" and "AN314: Power Combining Circuit for PoE for up to 18.5 W Output".

3.2.3. Classification

Once the PSE has detected a valid PD, the PSE may classify the PD for one of five power levels or classes. A class is based on the expected power consumption of the powered device. An external resistor sets the nominal class current that can then be read by the PSE to determine the proper power requirements of the PD.

When the PSE presents a fixed voltage between 15.5 V and 20.5 V to the PD, the Si3402 asserts the class current from VPOS through the RCL resistor. The resistor values associated with each class are shown in Table 10.

Table 10. Class Resistor Values

Class	Usage	Peak Power Levels	Nominal Class Current	RCL Resistor (1%, 1/16 W)
0	Default	0.44 to 12.95 W	< 4 mA	> 681 Ω (or open circuit)
1	Optional	0.44 to 3.84 W	10.5 mA	140 Ω
2	Optional	3.84 to 6.49 W	18.5 mA	75.0 Ω
3	Optional	6.49 to 12.95 W	28 mA	48.7 Ω
4	PoE+	12.95 to 17 W	40 mA	33.2 Ω

3.2.4. Under Voltage Lockout

The 802.3 standard specifies the PD to turn on when the line voltage rises to 42 V and for the PD to turn off when the line voltage falls to 30 V. The PD must also maintain a large on-off hysteresis region to prevent wiring losses between the PSE and the PD from causing startup oscillation.

The Si3402 incorporates an undervoltage lockout (UVLO) circuit to monitor the line voltage and determine when to apply power to the integrated switching regulator. Before the power is applied to the switching regulator, the hotswap switch output (HSO) pin is high-impedance and typically follows VPOS as the input is ramped (due to the discharged switcher supply capacitor). When the input voltage rises above the UVLO turn-on threshold, the Si3402 begins to turn on the internal hotswap power MOSFET. The switcher supply capacitor begins to charge up under the current limit control of the Si3402, and the HSO pin transitions from VPOS to VNEG. The Si3402 includes hysteretic UVLO circuits to maintain power to the load until the input voltage falls below the UVLO turn-off threshold. Once the input voltage falls below 30 V, the internal hotswap MOSFET is turned off.

3.2.5. Dual Current Limit and Switcher Turn-On

The Si3402 implements dual current limits. While the hotswap MOSFET is charging the switcher supply capacitor, the Si3402 maintains a low current limit. The switching regulator is disabled until the voltage across the hotswap MOSFET becomes sufficiently low, indicating the switcher supply capacitor is almost completely charged. When this threshold is reached, the switcher is activated, and the hotswap current limit is increased. This threshold also has hysteresis to prevent systemic oscillation as the switcher begins to draw current and the current limit is increased, which allows resistive losses in the cable to effectively decrease the input supply.

The Si3402 stays in a high-level current limit mode until the input voltage drops below the UVLO turn-off threshold or excessive power is dissipated in the hotswap switch.

An additional feature of the current limit circuitry is current limiting in the event of a fault condition. When the current limit is switched to the higher level, 470 mA of current can be drawn by the PD. Should a fault cause more than this current to be consumed, the voltage across the hotswap MOSFET will increase to clamp the maximum amount of power consumed. The power dissipated by the MOSFET can be very high under this condition; therefore, the hot swap switch goes into a temporary 10 mA current limit mode and turns off the switcher. After 90 ms have elapsed, and if the switcher supply capacitor is recharged, the hot swap switch turns back on in the 470 mA limit mode, and enables the switcher.

3.3.1. Switcher Startup

The switching regulator is disabled until the hotswap interface has both identified itself to the PSE and charged the supply capacitor needed to filter the switching regulator's high-current transients. Once the supply capacitor is charged, the hotswap controller engages the internal bias currents and supplies used by the switcher. Additionally, the soft-start current begins to charge the internal soft-start capacitor.

Ramping this voltage slowly allows the switching regulator to bring up the regulated output voltage in a controlled manner. Controlling the initial startup of the regulated voltage restrains power dissipation in the switching FET and prevents overshoot and ringing in the output supply voltage.

3.3.2. Switching Regulator Operation

The switching regulator of the Si3402 is constant-frequency, pulse-width-modulated (PWM), and controller integrated with switching power FETs optimized for the output power range defined by the 802.3 specification.

Once the hotswap interface has ensured proper turn-on of the switching regulator controller, the switcher is fully operational. An internal free-running oscillator and internal precision voltage reference are fed into the pulse-width modulator. The output of the error amplifier (either internal for non-isolated applications or external for isolated applications) is also routed into the PWM and determines the slicing of the oscillator.

The PWM controls the switching FET drive circuitry. A significant advantage of integrating the switching power FET onto the same monolithic IC as the switching regulator controller is the ability to precisely adjust the drive strength and timing to the FET's sizable gate, resulting in high regulator efficiency. Furthermore, current-limiting circuitry prevents the switching FET from sinking too much current, dissipating too much power, and becoming damaged. Thermal overload protection provides a secondary level of protection.

The flexibility of the Si3402's switching regulator allows the system designer to realize either the isolated or non-isolated application circuitry using a single device. In operation, the integration of the switching FET allows tighter control and more efficient operation than a general-purpose switching regulator coupled with a general-purpose external FET.

3.3.3. Flyback Snubber

Extremely high voltages can be generated by the inductive kick associated with the leakage inductance of the primary side of the flyback transformer used in isolated applications.

Refer to application note, "AN956: Using the Si3402-B PoE PD Controller in Isolated and Non-Isolated Designs" for more information on the snubber.

4. Pin Descriptions




Table 11. Si3402 Pin Descriptions (Top View)

Pin#	Name	Description
1	EROUT	Error-amplifier output and PWM input; directly connected to opto-coupler in isolated application.
2	SSFT*	The non-isolated soft start function is internal on the Si3402-B. Therefore, this pin is not internally connected.
3	VDD	5 V supply rail for switcher; provides drive for opto-coupler.
4	ISOSSFT*	The isolated soft start function is internal on the Si3402-B. Therefore, this pin is not internally connected.
5	PLOSS	Early power loss indicator; open drain output is pulled to VPOS when VPORT is applied.
6	RDET	Input pin for external precision detection resistor; also used for establishing absolute current reference.
7	HSO	Hotswap switch output; connects to VNEG through hotswap switch.
8	RCL	Input pin for external precision classification resistor; float if optional RCLASS is unused.
9, Pad	VNEG	Rectified high-voltage supply, negative rail. Must be connected to thermal PAD node (VNEG) on package bottom. This thermal pad must be connected to VNEG (pin #9) as well as a 2 in ² heat spreader plane using a minimum of nine thermal vias.
10	SP2	High-voltage supply input from spare pair; polarity-insensitive.
11	SP1	High-voltage supply input from spare pair; polarity-insensitive.
12	VPOSF	Rectified high-voltage supply, positive rail (force node)
13	CT2	High-voltage supply input from center tap of Ethernet transformer; polarity-insensitive.
14	CT1	High-voltage supply input from center tap of Ethernet transformer; polarity-insensitive.
15	VSSA	Analog ground. In new designs, VSSA can be left floating for easier PCB layout, and VSS2 used as analog ground. VSSA is internally connected to VSS2.
16	VPOSS*	The positive rail sense node function is no longer implemented. Therefore, this pin is not internally connected.
17	VSS1*	This former negative supply rail pin is no longer implemented. Therefore, this pin is not internally connected.
18	SWO	Switching transistor output; drain of switching N-FET.
19	VSS2	Negative supply rail for switcher; externally tied to HSO.
20	FB	Regulated feedback input in non-isolated application.

Note: * Si3402-A legacy pin only, shown for compatibility and comparison purposes. Legacy components and connections for this pin are harmless and can be either retained or deleted.

5. Package Outline

Figure 5 illustrates the package details for the Si3402. Table 12 lists the values for the dimensions shown in the illustration.




Figure 5. 20-Lead Quad Flat No-Lead Package (QFN)

Table 12. Package Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.25	0.30	0.35
D	5.00 BSC.		
D2	2.60	2.70	2.80
e	0.80 BSC.		
E	5.00 BSC.		
E2	2.60	2.70	2.80
L	0.50	0.55	0.60
L1	0.00	—	0.10
aaa	—	—	0.10
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.10

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VHQB-1.

6. Recommended Land Pattern




Figure 6. Si3402 Recommended Land Pattern

Table 13. PCB Land Pattern Dimensions

Symbol	Min	Nom	Max
P1	2.70	2.75	2.80
P2	2.70	2.75	2.80
X1	0.25	0.30	0.35
Y1	0.90	0.95	1.00
C1		4.70	
C2		4.70	
E		0.80	

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
8. A 2x2 array of 1.2 mm square openings on 1.4 mm pitch should be used for the center ground pad.

Card Assembly

9. A No-Clean, Type-3 solder paste is recommended.
10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Si3402-B

7. Ordering Guide

Part Number ^{1,2}	Package	Temp Range	Recommended Maximum Output Power
Si3402-B-GM	20-pin QFN, Pb-free; RoHS compliant	-40 to 85 °C	≤ 10 W (IEEE 802.3at Type 1 systems)
Notes: 1. "X" denotes product revision. 2. Add an "R" at the end of the part number to denote tape and reel option.			

8. Device Marking Diagram




Figure 7. Device Marking Diagram

Table 14. Device Marking Table

Line #	Text Value	Description
1	Si3402	Base part number. This is not the "Ordering Part Number" since it does not contain a specific revision. Refer to "7. Ordering Guide" on page 18 for complete ordering information.
2	B-GM	B = Device Revision B G = Extended temperature range. M = QFN package.
3	TTTTTT	Trace code (assigned by the assembly subcontractor).
4	Circle = 20 mils Diameter (Bottom-Left Justified)	Pin 1 identifier.
	YY	Assembly year.
	WW	Assembly week.

DOCUMENT CHANGE LIST

Revision 0.4 to Revision 1.0

- Updated Table 2 on page 4 to reflect improvements and clarifications for several parameters.
- Updated Table 4 on page 6 to reflect detailed Si3402-B behaviors, while retaining system-level compatibility with Si3402-A.
- Updated Table 7, “Component Listing—Class 0 with 5 V Output,” on page 8 and Table 8, “Components—Class 1 with Isolated 5.0 V Output,” on page 9 to reflect component values that must be changed at the board level to maintain Si3402–A compatibility when using Si3402-B.
- Updated Table 11, “Si3402 Pin Descriptions (Top View),” on page 15 and related diagrams to indicate 4 pins that are not internally connected on Si3402-B (SSFT, ISOSSFT, VPOSS, VSS1) vs. Si3402-A.



Smart.
Connected.
Energy-Friendly



Products
www.silabs.com/products



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

<http://www.silabs.com>

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9