

# *8-Channel Analog Volume Control*

#### **Features**

- ◆ Complete Analog Volume Control
	- 8 Independently Controllable Channels
	- 3 Configurable Master Volume and Muting **Controls**
- Wide Adjustable Volume Range
	- -96 dB to  $+22$  dB in  $\frac{1}{4}$  dB Steps
- ◆ Low Distortion & Noise
	- $-$  -112 dB THD+N
	- 127 dB Dynamic Range
- ◆ Noise-Free Level Transitions
	- Zero-Crossing Detection with Programmable Time-Out
- ◆ Low Channel-to-Channel Crosstalk – 120 dB Inter-Channel Isolation
- ◆ Comprehensive Serial Control Port
	- Supports I²C® and SPITM Communication
	- Independent Control of up to 128 Devices on a Shared 2-Wire I²C or 3-Wire SPI Control Bus
	- Supports Individual and Grouped Control of all CS3318 Devices on the I²C or SPI Control Bus
- Flexible Power Supply Voltages
	- $\pm$ 8 V to  $\pm$ 9 V Analog Supply
	- +3.3 V Digital Supply

#### **Description**

The CS3318 is an 8-channel digitally controlled analog volume control designed specifically for high-end audio systems. It features a comprehensive I<sup>2</sup>C/SPI serial control port for easy device and volume configuration.

The CS3318 includes arrays of well-matched resistors and complementary low-noise active output stages. A total adjustable range of 118 dB, in ¼ dB steps, is spread evenly over 96 dB of attenuation and 22 dB of gain.

The CS3318 implements configurable zero-crossing detection to provide glitch-free volume-level changes.

The I²C/SPI control interface provides for easy system integration of up to 128 CS3318 devices over a single 2 wire I²C or 3-wire SPI bus, allowing many channels of volume control with minimal system controller I/O requirements. Devices may be controlled on an individual and grouped basis, simplifying simultaneous configuration of a group of channels across multiple devices, while allowing discrete control over all channels on an individual basis.

The device operates from  $\pm 8$  V to  $\pm 9$  V analog supplies and has an input/output voltage range of  $\pm 6.65$  V to ±7.65 V. The digital control interface operates at +3.3 V.

The CS3318 is available in a 48-pin LQFP package in Commercial grade (-10° to 70° C). The CS3318 Customer Demonstration board is also available for device evaluation. Refer to ["Ordering Information" on page 44](#page-43-0) for complete details.







## **TABLE OF CONTENTS**



# **CIRRUS LOGIC<sup>®</sup>**

## **CS3318**





## **LIST OF FIGURES**



## **LIST OF TABLES**





## <span id="page-4-0"></span>**1. PIN DESCRIPTIONS**







**CS3318**





## <span id="page-6-0"></span>**2. CHARACTERISTICS AND SPECIFICATIONS**

All Min/Max characteristics and specifications are guaranteed over the [Specified Operating Conditions](#page-6-1). Typical performance characteristics and specifications are derived from measurements taken at nominal supply voltages and  $T_A = 25^{\circ}C$ .

## <span id="page-6-1"></span>**SPECIFIED OPERATING CONDITIONS**

(DGND = 0 V; All voltages with respect to ground.)



## <span id="page-6-2"></span>**ABSOLUTE MAXIMUM RATINGS**

(DGND = 0 V; All voltages with respect to ground. [\(Note 1\)](#page-6-3)



#### <span id="page-6-3"></span>**Notes:**

- 1. Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.
- <span id="page-6-4"></span>2. Any pin except supplies. Transient currents of up to  $\pm 100$  mA on the analog input pins will not cause SCR latch-up.



## <span id="page-7-0"></span>**ANALOG CHARACTERISTICS**

(Test conditions (unless otherwise specified):  $R_S = 0$ ;  $R_L = 20$  k $\Omega$ ;  $C_L = 20$  pF; 10 Hz to 20 kHz Measurement Bandwidth)

<span id="page-7-5"></span><span id="page-7-4"></span>

<span id="page-7-11"></span><span id="page-7-10"></span><span id="page-7-9"></span><span id="page-7-8"></span><span id="page-7-7"></span><span id="page-7-6"></span><span id="page-7-1"></span>3.  $V_{in} = [(V_{FS \text{ Max}} \cdot V_{FS \text{ Min}}) \cdot 1.6 \text{ V}] V_{p-p}$ , 1 kHz, Volume = 0 dB. Note that for  $(VA+) = -(VA-) = 9 V$ ,  $V_{in} = 13.7 V_{p-p} = 4.8 V_{RMS}$ .

<span id="page-7-2"></span>4. Measured with input grounded and volume = 0 dB. Will increase as a function of volume settings >0 dB.

<span id="page-7-3"></span>5. Power-down is defined as  $\overline{\sf{RESET}}$  = low, all clock and data lines held static, and no analog input signals applied.



## <span id="page-8-0"></span>**DIGITAL INTERFACE CHARACTERISTICS**



## <span id="page-8-1"></span>**MUTE SWITCHING CHARACTERISTICS**

(Inputs: Logic  $0 = DGND$ , Logic  $1 = VD$ )



<span id="page-8-2"></span>6. The MUTE active state (low/high) is set by the MutePolarity bit in the Device Configuration 1 register (see [page 33](#page-32-4)).



## <span id="page-9-0"></span>**CONTROL PORT SWITCHING CHARACTERISTICS - I²C FORMAT**

(Inputs: Logic  $0 = DGND$ , Logic  $1 = VD$ ,  $C_L = 20 pF$ )



<span id="page-9-2"></span>7. Data must be held for sufficient time to bridge the transition time,  $t_{fc}$ , of SCL.



<span id="page-9-1"></span>**Figure 1. Control Port Timing - I²C Format**



## <span id="page-10-0"></span>**CONTROL PORT SWITCHING CHARACTERISTICS - SPI™ FORMAT**

(Inputs: Logic  $0 = DGND$ , Logic  $1 = VD$ ,  $C_L = 20 pF$ )



<span id="page-10-2"></span>8. Data must be held for sufficient time to bridge the transition time of CCLK.

<span id="page-10-3"></span>9. For  $f_{\text{sck}}$  <1 MHz.



<span id="page-10-1"></span>**Figure 2. Control Port Timing - SPI Format**



## <span id="page-11-0"></span>**3. TYPICAL CONNECTION DIAGRAM**



<span id="page-11-1"></span>**Figure 3. Typical Connection Diagram**



## <span id="page-12-0"></span>**4. DETAILED BLOCK DIAGRAM**



<span id="page-12-1"></span>



#### <span id="page-13-1"></span><span id="page-13-0"></span>**5.1 General Description**

The CS3318 is an 8-channel digitally controlled analog volume control designed for audio systems. It incorporates a total adjustable range of 118 dB in ¼ dB steps, spread evenly over 96 dB of attenuation and 22 dB of gain.

The internal analog architecture includes one op-amp per channel, each with an input resistor network for attenuation and a feedback resistor network for gain. Analog switch arrays are used to select taps in the input and feedback resistor networks, thereby setting the gain or attenuation of each channel. These switch arrays are controlled via the digital control port, bridging the gap between the analog and digital domains. [Figure 4 on page 13](#page-12-1) provides a detailed diagram of the CS3318's internal architecture.

The CS3318 incorporates highly configurable zero-crossing detection for glitch-free volume level changes. Volume changes may be configured to occur immediately or on a signal zero-crossing. In the event that the signal does not cross zero, the CS3318 provides 8 selectable time-out periods in the range of 5 ms to 50 ms after which the volume level will be changed immediately. When the CS3318 receives more than one volume change command before a zero-crossing or a time-out, the CS3318 is able to implement the previous volume change command immediately or discard it and act only on the most recent command. The ["Zero-](#page-21-0)[Crossing Detection" section on page 22](#page-21-0) provides a detailed description of the CS3318's zero-crossing detection functionality and controls.

The CS3318 includes a comprehensive I²C/SPI serial control port interface for volume changes and device configuration. This interface provides for easy system integration of up to 128 CS3318 devices over a single 2-wire I²C or 3-wire SPI bus, allowing many channels of volume control with minimal system controller I/O requirements. Devices may be addressed on an individual and grouped basis, simplifying simultaneous configuration of a group of channels across multiple devices, while allowing discrete control over all channels on an individual basis. The ["System Serial Control Configuration" section on page 23](#page-22-0) provides a detailed description of the serial control port features and functionality.

#### <span id="page-13-2"></span>**5.2 System Design**

Very few external components are required to support the CS3318. Typical power supply decoupling components are the only external requirements, as shown in [Figure 3 on page 12](#page-11-1).

#### <span id="page-13-3"></span>*5.2.1 Analog Inputs*

No external circuitry is required to interface between the audio source and the CS3318's inputs. However, as with any adjustable gain stage, the affects of a DC offset at the input must be considered. Capacitively coupling the analog inputs may be required to prevent "clicks and pops" which occur with gain changes if an appreciable offset is present.

The addition of an input coupling capacitor will form a high-pass filter with the CS3318's input impedance. Given nominal values of input impedance and coupling capacitor, a 10 µF coupling capacitor will result in less than 0.03 dB of attenuation at 20 Hz. If additional low-frequency attenuation can be tolerated, a smaller coupling capacitor may be used.

The CS3318 requires a low source impedance to achieve maximum performance, and a source-impedance of 600  $\Omega$  or less is recommended.

The maximum input level is limited by the input signal swing capability of the internal op-amp. Signals approaching the analog supply voltages may be applied to the analog input pins if the internal attenuator limits the output signal to within  $1.35$  [V](#page-7-5) of the analog supply rails.



#### <span id="page-14-0"></span>*5.2.2 Analog Outputs*

The analog outputs are capable of driving [2](#page-7-7) k[Ω](#page-7-6) loads to within [1.35](#page-7-4) [V](#page-7-5) of the analog supply rails and are short-circuit protected to [20](#page-7-10) [mA.](#page-7-11)

The minimum output load resistance is  $2 k\Omega$  $2 k\Omega$ ; a load smaller than 2 k $\Omega$  may cause increased distortion. As the load resistance decreases, the potential for increased internal heating and the possibility of dam-age to the device is introduced. Additionally, the load capacitance should be less than [100](#page-7-9) [pF.](#page-7-8) Increased load capacitance may cause increased distortion, and the potential for instability in the output amplifiers.

If a low-impedance or high-capacitance load must be driven, an external amplifier should be used to isolate the outputs of the CS3318.

#### <span id="page-14-1"></span>*5.2.3 Recommended Layout, Grounding, and Power Supply Decoupling*

As with any high-performance device that contains both analog and digital circuitry, careful attention must be provided to power supply and grounding arrangements to optimize performance. [Figure 3 on page 12](#page-11-1) shows the recommended power arrangements, with VA+, VA-, and VD connected to clean supplies.

Power supply decoupling capacitors should be placed as near to the CS3318 as possible, with the low value ceramic capacitor being the nearest. Care should be taken to ensure that there is minimal resistance in the analog ground leads to the device to prevent any changes in the defined gain/attenuation settings. The use of a unified ground plane is recommended for optimal performance and minimal radiated noise. The CS3318 evaluation board demonstrates the optimum layout and power supply arrangements.

Should the printed circuit board have separate analog and digital regions with independent ground planes, the CS3318 should reside in the analog region of the board.

Extensive use of ground plane fill on the circuit board will yield large reductions in radiated noise effects.

#### <span id="page-14-2"></span>**5.3 Power-Up and Power-Down**

The CS3318 will remain in a completely powered-down state with the control port inaccessible until the RE-SET pin is brought high. Once RESET is high, the control port will be accessible, but the internal amplifiers will remain powered-down until the PDN\_ALL bit is cleared.

To bring a channel out of power-down, both the PDN\_ALL and the channel's PDNx bit must be cleared. By default, all channels' PDNx bits are cleared, and the PDN\_ALL bit is set. To minimize audible artifacts during power-up process, the CS3318 automatically holds each channel's volume at mute until its amplifier has completed its power-up sequence. Once the power-up process is complete, each channel's volume will automatically be set to the correct level according to the CS3318's control port settings.

To place a channel in power-down, either the channel's PDNx bit or the PDN\_ALL bit must be set. To minimize audible artifacts during the power-down process, the CS3318 automatically places each channel in mute before the amplifier begins its power-down sequence.

The power-up and power-down muting/volume changes are implemented as dictated by the zero-crossing detection settings (see ["Zero-Crossing Detection" on page 22\)](#page-21-0). If an immediate power-up or power-down is required, the zero-crossing mode should be set to immediate before changing the power-down state of the device or channel.





#### <span id="page-15-0"></span>*5.3.1 Recommended Power-Up Sequence*

- 1. Hold RESET low until the power supplies are stable. In this state, the control port is reset to its default settings.
- 2. Bring RESET high. The device will remain in a low power state with the PDN\_ALL bit set by default. The control port will be accessible.
- 3. The desired register settings can be loaded while the PDN\_ALL bit remains set.
- 4. Clear the PDN\_ALL bit to initiate the power-up sequence.

#### <span id="page-15-1"></span>*5.3.2 Recommended Power-Down Sequence*

- 1. Set the PDN\_ALL bit to mute all channels and power-down all internal amplifiers.
- 2. If desired, hold RESET low to bring the CS3318's power consumption to an absolute minimum.



#### <span id="page-16-0"></span>**5.4 Volume & Muting Control Architecture**

The CS3318's volume and muting control architecture provides the ability to control each channel on an individual and master basis.

Individual control allows the volume and mute state of a single channel to be changed independently from all other channels within the device. The CS3318 provides 8 individual volume and muting controls, each permanently assigned to one channel within the device.

Master control allows the volume and mute state of multiple channels to be changed simultaneously with a single register write. The CS3318 provides three master controls, and each may be configured to affect any group of channels within a device.

Refer to the ["Volume Controls" section beginning on page 19](#page-18-0) and the ["Muting Controls" section beginning](#page-20-0) [on page 21](#page-20-0) for an in-depth description of the operation of the available controls.

#### <span id="page-16-1"></span>*5.4.1 Control Mapping Matrix*

[Figure 5](#page-16-2) shows a conceptual drawing of the CS3318's internal control-to-channel mapping matrix. Notice that the individual channel controls are fixed to their respective channel, and the master controls may be configured to affect any or all channels within the device.

Each master control has a corresponding Master X Mask register which allows the user to select which channels are affected by the control. By default, each master control is configured to affect all channels within the device. Referring to [Figure 5](#page-16-2) below, each configurable connection shown may be made and broken by setting or clearing its corresponding bit in the control's Master X Mask register.

The contents of the Master X Mask registers determine which channels are affected by both a master control's volume and mute settings. Refer to the ["Volume & Muting Control Implementation" section on](#page-17-0) [page 18](#page-17-0) for a complete diagram of the CS3318's volume and muting control architecture.



<span id="page-16-2"></span>**Figure 5. CS3318 Control Mapping Matrix**



Combining the multiple group addressing capabilities of the CS3318 (as detailed in [section 5.8.2 on](#page-23-0) [page 24\)](#page-23-0) with the internal master control mapping abilities described above allows the configuration and direct addressing of multiple logical groups of channels across multiple CS3318 devices within a system.



#### <span id="page-17-0"></span>*5.4.2 Volume & Muting Control Implementation*

[Figure 6](#page-17-1) below diagrams in detail the volume and muting control architecture of the CS3318 for an arbitrary channel 'N'.

This diagram incorporates all volume and muting control concepts presented in sections [5.4](#page-16-0) - [5.6](#page-20-0); it is included as a reference and will serve to corroborate the information presented in these sections.



<span id="page-17-1"></span>**Figure 6. Volume & Muting Control Implementation**



#### <span id="page-18-0"></span>**5.5 Volume Controls**

The CS3318 provides comprehensive volume control functionality, allowing each channel's volume to be changed on an individual or master basis. Refer to the ["Volume & Muting Control Architecture" section on](#page-16-0) [page 17](#page-16-0) for complete details about the configuration of the CS3318's individual and master controls.

The CS3318 incorporates zero-crossing detection capabilities, and all volume changes are implemented as dictated by the zero-crossing detection settings (see ["Zero-Crossing Detection" on page 22\)](#page-21-0).

#### <span id="page-18-1"></span>*5.5.1 Individual Channel Volume Controls*

The CS3318 provides 8 individual channel volume controls. These controls can be used to independently gain and/or attenuate each of the input/output channels over a range of +22 dB to -96 dB in ¼ dB steps.

Each channel has a corresponding Ch. X Volume register used to gain or attenuate the channel from +22 dB to -96 dB in ½ dB steps. The ¼ dB Control register contains one bit per channel used to add an additional ¼ dB gain to the channel's volume as set by its Ch. X Volume register.



#### <span id="page-18-2"></span>*5.5.2 Master Volume Controls*

The CS3318 master volume controls allow the user to simultaneously gain or attenuate a user defined set of channels from +22 dB to -96 dB in ¼ dB increments. A total of 3 master volume controls, Master 1, Master 2, and Master 3, are provided for comprehensive and flexible control.

Each master volume control has a corresponding Master X Volume register which is used to gain or attenuate the control's respective unmasked channels from +22 dB to -96 dB in 1/2 dB steps. The LSB of the corresponding Master X Control register contains one bit used to add an additional ¼ dB gain to the master volume control's value as set by its Master X Volume register.

As discussed in the ["Volume & Muting Control Architecture" section on page 17](#page-16-0), each master volume control has a corresponding Master X Mask register which allows the user to select which channels are affected by the control. By default, each master control is configured to affect all channels within the device.

The *effective volume* setting of an individual channel is determined by the following equation:

<span id="page-18-3"></span>*EffVolChN = IndividualChN + (Master 1 & Mask 1ChN) + (Master 2 & Mask 2ChN) + (Master 3 & Mask 3ChN*) **Equation 1. Effective Volume Setting**

In this equation, *EffVol<sub>ChN</sub>* represents the actual gain or attenuation level, in dB, of the individual channel "N" as determined by the its constituent volume settings within the CS3318. The effective volume is limited to the range of +22 dB to -96 dB; [see "Volume Limits" on page 20.](#page-19-0)

*Individual<sub>ChN</sub>* is the individual channel volume setting in dB as set by the channel's individual volume control register and ¼ dB bit (see ["Individual Channel Volume Controls" on page 19\)](#page-18-1).

*Master X* is the Master X volume setting in dB as set by the master volume control registers and their respective ¼ dB bits.

*Mask X<sub>ChN</sub>* is the channel N mask bit associated with the Master X volume control setting.

This volume control architecture in combination with the multiple group addressing capabilities of the CS3318 (as detailed in [section 5.8.2 on page 24\)](#page-23-0) allows easy volume control of multiple channels across multiple devices in a system while eliminating the system controller overhead typically associated digitally driven analog volume control devices.



[Table 1](#page-19-1) shows example volume settings using individual and master volume controls.



#### **Table 1. Example Volume Settings**

<span id="page-19-1"></span>Refer to [Figure 6 on page 18](#page-17-1) for a graphical representation of the volume controls' functionality.



#### <span id="page-19-0"></span>*5.5.3 Volume Limits*

The analog section of the CS3318 is designed to accommodate gain and attenuation over the range of +22 dB to -96 dB. Values outside this range may, however, be written to the CS3318's internal registers. As shown in [Figure 6 on page 18,](#page-17-1) the value of the Individual and Master volume control registers are summed before being limited to the range allowed by the CS3318's analog section. This architecture has the benefit of allowing both individual and master volume control input beyond the analog range of the CS3318.

If the effective volume [\(See Equation 1 on page 19\)](#page-18-3) of an individual channel is greater than +22 dB, the channel's volume will be set to +22 dB.

If the effective volume of an individual channel is less than -96 dB, the channel will mute, but the MuteChX bit will not be set. When the channel's effective volume returns to -96 dB or above, the mute condition will be released. It should be noted that if the channel's MuteChX bit or any of the channel's unmasked Master X Mute bits are set, the channel will remain muted until the necessary mute conditions are released.





#### <span id="page-20-0"></span>**5.6 Muting Controls**

The CS3318 provides flexible muting capabilities to complement its comprehensive volume control abilities. Each channel's mute state may be controlled on an individual channel basis, by any of 3 master mute controls, and by the hardware MUTE input pin.

The mute state of any channel within the CS3318 is determined by the logical OR of four conditions, and the channel will mute if any one or more of the conditions are met. These conditions are:

- 1. The channel's individual mute condition is set.
- 2. One or more of the channel's unmasked master mute conditions are set.
- 3. The hardware mute input is enabled and active.
- 4. The channel's effective volume [\(See Equation 1 on page 19](#page-18-3)) is less than -96 dB.

The CS3318 incorporates zero-crossing detection capabilities, and all muting changes are implemented as dictated by the zero-crossing detection settings (see ["Zero-Crossing Detection" on page 22\)](#page-21-0).

#### <span id="page-20-1"></span>*5.6.1 Individual Channel Mute Controls*

The CS3318 provides 8 individual channel mute controls. These controls can be used to individually mute each of the input/output channels independent of all other volume and mute settings.

Individual channel mute control is accomplished by setting or clearing the channel's corresponding MuteChX bit in the Mute Control register.



#### <span id="page-20-2"></span>*5.6.2 Master Mute Controls*

The CS3318 master mute controls allow the user to simultaneously control the mute state of all channels, or a user-defined subset of all channels within a device. A total of 3 master mute controls, M1\_Mute, M2\_Mute, and M3\_Mute, are provided for comprehensive and flexible control.

Master mute control is accomplished by setting or clearing the MX\_Mute bit in the corresponding Master Control register. Each master mute control affects only those channels unmasked in its corresponding Master X Mask register.



#### <span id="page-20-3"></span>*5.6.3 Hardware Mute Control*

The CS3318 implements a hardware MUTE input pin to allow the user to control the mute state of all channels with an external level-active signal. By default, the MUTE input is configured for active low operation, and all channels will be held in a mute state whenever this input is low.

For enhanced flexibility, setting the MutePolarity bit will configure the MUTE input pin for active high operation. Additionally, the EnMuteIn bit may be cleared to disable the CS3318's response to the MUTE input signal.





#### <span id="page-21-0"></span>**5.7 Zero-Crossing Detection**

The CS3318 incorporates comprehensive zero-crossing detection features to provide for noise-free level transitions. Three zero-crossing detection modes and 8 selectable time-out periods are available for enhanced flexibility. Zero-crossing detection and time-out is implemented independently for each channel.

#### <span id="page-21-1"></span>*5.7.1 Zero-Crossing Modes*

The zero-crossing mode for all channels within the CS3318 are configured via the ZCMode[1:0] bits in the Device Config 2 register. By default, zero-crossing mode 1 is selected. The zero-crossing modes are detailed in [Table 2](#page-21-3).



#### **Table 2. Zero-Crossing Modes**

<span id="page-21-3"></span>

#### <span id="page-21-2"></span>*5.7.2 Zero-Crossing Time-Out*

When in zero-crossing mode 1 or 2, the zero-crossing time-out period dictates how long the CS3318 will wait for a signal zero-crossing before implementing the requested volume change without a zero-crossing, thereby allowing the possibility of audible artifacts. The CS3318 provides 8 selectable time-out periods ranging from 5 ms to 50 ms; these are shown in [Table 3.](#page-21-4)

<b>Time-Out Setting</b>	<b>Time-Out Period</b>
	5 <sub>ms</sub>
	10 <sub>ms</sub>
$\overline{c}$	15 <sub>ms</sub>
3	18 <sub>ms</sub>
4	20 ms
5	30 ms
6	40 ms
	50 ms

**Table 3. Zero-Crossing Time-Out Periods**

<span id="page-21-4"></span>The zero-crossing time-out period for all channels within the CS3318 is configured via the TimeOut[2:0] bits in the Device Config 2 register. The time-out period is set to 18 ms (setting 3) by default.





#### <span id="page-22-0"></span>**5.8 System Serial Control Configuration**

The CS3318 includes a comprehensive serial control port which supports both SPI and I²C modes of communication (See the "I<sup>2</sup>C/SPI Serial Control Formats" section on page 27). The control port uses the shared serial control bus to define each device's slave address. This allows independent control of up to 128 devices on the shared serial control bus without requiring hardware device address configuration pins or any more than one CS signal (for SPI mode).

Each device will respond to three different chip addresses; Individual, Group 1, and Group 2. The device's Individual chip address provides read and write access to the CS3318's internal registers. The device's Group 1 and Group 2 addresses provide write-only access to the CS3318's internal registers. If a read operation is requested using either the Group 1 or Group 2 address, the devices will not respond to the request. Upon the release of RESET, each of these device addresses initializes to the default address. In this state, the device will respond to both register reads and writes when addressed with this default address.

Each of the device's addresses may be changed via a standard serial register write to an internal register of the CS3318. Using this method, each device may be assigned a unique Individual address, and groups of devices may be assigned shared Group 1 and Group 2 addresses for simultaneous control. Use of the master volume and mute controls in combination with the available group addresses provides for easy master and sub-master control within a multiple CS3318 system.



#### <span id="page-22-1"></span>*5.8.1 Serial Control within a Single-CS3318 System*

In a single CS3318 system, no special attention must be given to the serial control port operation of the CS3318. The standard serial control signals (SDA and SCL for I²C Mode, or MOSI, CCLK, and CS for SPI Mode) should be connected to the system controller, and the ENOut signal is not used (see [Figures 7](#page-22-2) and [8](#page-22-3)). Upon the release of RESET, the CS3318 must be addressed with its default chip address.

Although it is not necessary, the default Individual, Group 1, and Group 2 chip addresses may be changed by writing their respective control port registers. Once the contents of these registers has been modified, the device must be addressed with the registers' new contents. When the device is reset, its device addresses will return to their default value.





<span id="page-22-2"></span>**Figure 7. Standard I²C Connections**

<span id="page-22-3"></span>**Figure 8. Standard SPI Connections**



#### <span id="page-23-0"></span>*5.8.2 Serial Control within a Multiple-CS3318 System*

The CS3318 allows both independent and simultaneous control of up to 128 devices on a shared I²C or SPI serial control bus. The address of each device is configured by the host controller via the shared serial control bus. All serial communication, including the configuration of each device's address, adheres to a standard I²C or SPI bus protocol.

A device's Individual device address, which provides read and write access to the device's internal registers, should be set to a unique value, different from all other addresses recognized by devices on the serial communication bus. This address facilitates independent control of each CS3318 on the serial control bus.

A device's Group 1 and Group 2 addresses, which provide write-only access to the device's internal registers, may be set to the same value across multiple CS3318's on the shared serial communication bus. Assigning common Group addresses to multiple devices in a system allows system sub-master and system master volume control. For instance, a system containing 8 CS3318's may configure the Group 1 address of the first set of 4 CS3318's to 10h, the Group 1 address of the second set of 4 CS3318's to 20h, and the Group 2 address of all 8 CS3318's to A0h. In this manner, a serial control data write to address 10h would act as a system sub-master control to the first set of 4 devices, a write to 20h would act as a system sub-master control to the second set of 4 devices, and a write to A0h would act as a system master control to all devices.

By default, the CS3318 will not respond to serial communication when addressed with its Group 1 or Group 2 address. The CS3318 will only respond to one or both of these addresses if the corresponding address has been enabled via the control port. To enable a Group address, its corresponding Enable bit, located in the LSB of its respective Group address register, must be set.

The CS3318 implements an ENOut signal to facilitate the device address configuration process. This signal is used to hold all but one un-configured device in a reset state. After the Individual device address of each device has been set, the ENOut signal is used to enable the "next" device in the chain, allowing its Individual device address to be set. See ["SPI Mode Serial Control Configuration" section on page 24](#page-23-1) and ["I²C Mode Control Configuration" on page 26](#page-25-0) for more information about system configuration in each communication mode.

#### <span id="page-23-1"></span>*5.8.2.1 SPI Mode Serial Control Configuration*

Up to 128 CS3318's sharing the same  $\overline{\text{CS}}$  signal may be connected to a common SPI serial control bus. This shared serial bus is used to assign a unique device address to each device on the bus such that they may be independently addressed. To implement this method of device address configuration, the devices must be connected as shown in [Figure 9](#page-23-2).



**Figure 9. SPI Serial Control Connections**

<span id="page-23-2"></span>Note that the serial control signals CCLK, CS, and MOSI are connected in parallel to each CS3318. The active low reset output of the system controller is connected to the RESET input of the first CS3318 in the chain. The ENOut of the first device is connected to the RESET input of the second CS3318 whose ENOut signal is connected to the third CS3318. This pattern of connecting the ENOut of device N to the RESET



input of device N+1 may be repeated for up to 128 devices per single CS signal. If more than 128 devices are required in a system, separate CS signals may be used to create additional chains of up to 128 devices per CS signal.

As each device is placed into reset (RESET is low), its ENOut signal is driven low. The ENOut signal will continue to be driven low until the device is taken out of reset (RESET is high) and the Enable bit (see ["En](#page-40-2)[able Next Device \(Bit 0\)" on page 41\)](#page-40-2) is set, at which time the ENOut signal will be driven high.

To configure a unique Individual device address for each device on the shared serial bus, the first device must be reset (a low to high transition on its RESET pin), the Individual device address register must be written (using the CS3318's default device address) with a unique device address, and the Enable bit must be set to take the next device in the serial control chain out of reset. This process may be repeated until all devices in the serial control chain have been assigned a new Individual device address. [Figure 10](#page-24-0) diagrams this configuration process.



**Figure 10. Individual Device Address Configuration Process**

<span id="page-24-0"></span>Notice that [Figure 10](#page-24-0) shows the setting of the Individual address and the setting of the Enable bit as two discrete steps. While this demonstrates one approach to device configuration, it should be noted that two steps are not necessary to complete the action of setting the Individual address and enabling the next device. This may be done simultaneously with one register write (containing the new Individual address and the Enable bit set) to the Individual address register.



Once this configuration process is complete, every device may be independently controlled with a standard SPI communication cycle using the device's newly assigned Individual device addresses.

#### <span id="page-25-0"></span>*5.8.2.2 I²C Mode Control Configuration*

Up to 128 CS3318's may be connected to a common I²C serial control bus. This shared serial bus is used to assign a unique device address to each device on the bus such that they may be independently addressed. To implement this method of device address configuration, the devices must be connected as shown in [Figure 11](#page-25-1).



**Figure 11. I²C Serial Control Connections**

<span id="page-25-1"></span>Note that the serial control signals SCL and SDA are connected in parallel to each CS3318. The active low reset output of the system controller is connected to the RESET input of the first CS3318 in the chain. The ENOut of the first device is connected to the RESET input of the second CS3318 whose ENOut signal is connected to the third CS3318. This pattern of connecting the ENOut of device N to the RESET input of device N+1 may be repeated for up to 128 devices per common I²C bus. If more than 128 devices are required in a system, separate SDA or SCL signals may be used to create additional chains of up to 128 devices.

As each device is placed into reset (RESET is low), its ENOut signal is driven low. The ENOut signal will continue to be driven low until the device is taken out of reset (RESET is high) and the Enable bit (see ["En](#page-40-2)[able Next Device \(Bit 0\)" on page 41](#page-40-2)) is set, at which time the ENOut signal will be driven high.

To configure a unique Individual device address for each device on the shared serial bus, the first device must be reset (a low to high transition on its RESET pin), the Individual device address register must be written (using the CS3318's default device address) with a unique device address, and the Enable bit must be set to take the next device in the serial control chain out of reset. This process may be repeated until all devices in the serial control chain have been assigned a new Individual device address. [Figure 10](#page-24-0) diagrams this configuration process.

Notice that [Figure 10](#page-24-0) shows the setting of the Individual address and the setting of the Enable bit as two discrete steps. While this demonstrates one approach to device configuration, it should be noted that two steps are not necessary to complete the action of setting the Individual address and enabling the next device. This may be done simultaneously with one register write (containing the new Individual address and the Enable bit set) to the Individual address register.

Once the configuration process is complete, every device may be independently controlled with a standard I²C communication cycle using the device's newly assigned Individual device addresses.



#### <span id="page-26-0"></span>**5.9 I²C/SPI Serial Control Formats**

The control port is used to access the internal registers of the CS3318. The control port has 2 modes: SPI and I²C, with the CS3318 acting as a slave device. SPI Mode is selected if there is a high-to-low transition on the CS pin after the RESET pin has been brought high. I²C Mode is selected by connecting the CS pin to VD or DGND.

#### <span id="page-26-1"></span>*5.9.1 I²C Mode*

In I<sup>2</sup>C Mode, SDA is a bidirectional data line. Data is clocked into and out of the CS3318 by the clock, SCL. The AD0 pin sets the least significant bit of the default chip address and must be connected to VD or DGND. The AD0 pin is read upon the release of the RESET signal (a low-to-high transition), and its value ('0' when connected to DGND, '1' when connected to VD) is reflected in the LSB of the chip address in the Individual, Group 1, and Group 2 Chip Address registers. [Table 4](#page-26-3) shows the default chip addresses in I²C Mode.



**Table 4. I²C Mode Default Chip Address**

<span id="page-26-3"></span>The signal timings for a read and write cycle are shown in [Figure 12](#page-26-2) and [Figure 13.](#page-27-1) A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is high. All other transitions of SDA occur while the clock is low.

The first byte sent to the CS3318 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). To communicate with a CS3318, the chip address field should match either the Individual, Group 1, or Group 2 device address as set by their respective control port registers. The eighth bit of the address is the R/W bit. If the read/write bit is set high (indicating a read operation) and the preceding 7 bits do not match its Individual address, the CS3318 will ignore all traffic on the I²C bus until a Stop and Start condition occurs.

If the operation is a write, the next byte is the Memory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output.

There is a MAP auto-increment capability, enabled by the INCR bit (the MSB of the MAP byte). If INCR is '0', the MAP will stay constant for successive read or writes. If INCR is '1', the MAP will automatically increment after each byte is written, allowing block writes of successive registers. Each byte is separated by an acknowledge (ACK) bit. The ACK bit is output from the CS3318 after each input byte is read and is input to the CS3318 from the microcontroller after each transmitted byte.

<span id="page-26-2"></span>







**Figure 13. Control Port Timing, I²C Read**

<span id="page-27-1"></span>Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown in [Figure 13](#page-27-1), the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition.



#### <span id="page-27-0"></span>*5.9.2 SPI Mode*

In SPI Mode, CS is the CS3318 chip-select signal, CCLK, is the control port bit clock (input into the CS3318 from the microcontroller), and MOSI is the input data line from the microcontroller. Data is clocked in on the rising edge of CCLK. The default chip address in SPI Mode is 1000000b.

[Figure 14](#page-27-2) shows the operation of the control port in SPI Mode. To write to a register, bring CS low. The first seven bits on MOSI form the chip address and must be either the Individual, Group 1, or Group 2 chip address as set by their respective control port registers. The eighth bit is a read/write indicator (R/W), which must be low to write. If the read/write indicator is set high (indicating a read operation), the CS3318 will ignore all traffic on the SPI bus until CS is brought high and then low again. The next eight bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be written. The next eight bits are the data which will be placed into the register designated by the MAP.

There is a MAP auto increment capability, enabled by the INCR bit (the MSB of the MAP byte). If INCR is '0', the MAP will stay constant for successive read or writes. If INCR is '1', the MAP will automatically increment after each byte is written, allowing block writes of successive registers.



**Figure 14. SPI Write Cycle**

<span id="page-27-2"></span>



## <span id="page-28-0"></span>**6. CS3318 REGISTER QUICK REFERENCE**

This table shows the register names and their associated default values.









## <span id="page-30-0"></span>**7. CS3318 REGISTER DESCRIPTIONS**

#### **Notes:**

- 1. When addressing the CS3318 with the Individual Chip Address, all registers are read/write in I²C Mode and write-only in SPI Mode, unless otherwise noted.
- 2. When addressing the CS3318 with the Group Chip Addresses, all registers are write-only in both I²C and SPI Mode.

#### <span id="page-30-1"></span>**7.1 Ch 1-8 Volume - Addresses 01h - 08h**



#### <span id="page-30-2"></span>*7.1.1 Volume Control (Bits 7:0)*

*Default = 11010010*

*Function:*

The individual volume control registers allow the user to gain or attenuate the respective channels in 0.5 dB increments. The volume changes are implemented as dictated by the ZCMode[1:0] and TimeOut[2:0] bits in the Device Config 2 register (see ["Device Configuration 2 - Address 0Ch" on](#page-33-1) [page 34](#page-33-1)).

The value of the Volume Control register is mapped to the desired 0.5 dB step volume setting by the following equation:

Register Value =  $(2 \times$  Desired Volume Setting in dB) + 210

In the equation above, "*Desired Volume Setting in dB*" is determined by rounding the desired ¼ dB resolution volume setting down to ½ dB resolution.

It should be noted that input values outside the CS3318's analog range of +22 dB to -96 dB are valid, however, the volume of each channel will be limited to the CS3318's analog range (see ["Volume Lim](#page-19-0)[its" on page 20](#page-19-0)).



<span id="page-30-3"></span>\* QuarterX = '0'. See " $\frac{1}{4}$  dB Control (Bit 0 - 7)" on page 32.

**Table 5. Example Volume Settings**



#### <span id="page-31-0"></span>**7.2 ¼ dB Control - Address 09h**



#### <span id="page-31-1"></span>*7.2.1 ¼ dB Control (Bit 0 - 7)*

*Default = 0*

*Function:*

When set,  $\frac{1}{4}$  dB of gain will be added to each bit's respective channel. The volume changes are implemented as dictated by the ZCMode[1:0] and TimeOut[2:0] bits in the Device Config 2 register (see ["Device Configuration 2 - Address 0Ch" on page 34](#page-33-1)).

It should be noted that input values outside the CS3318's analog range of +22 dB to -96 dB are valid; however, the volume of each channel will be limited to the CS3318's analog range (see ["Volume Lim](#page-19-0)[its" on page 20](#page-19-0)).



[Table 6](#page-31-2) shows example volume settings using the 1/4 dB control.

<span id="page-31-2"></span>**Table 6. Example Volume Settings**



#### <span id="page-32-0"></span>**7.3 Mute Control - Address 0Ah**



#### <span id="page-32-1"></span>*7.3.1 Mute Channel X (Bit 0 - 7)*

*Default = 0*

*Function:*

Each bit controls the individual mute state of its respective channel. When set, the mute condition is active. When cleared, the mute condition is released.

See ["Muting Controls" on page 21](#page-20-0) for more information about the muting behavior of the CS3318.

#### <span id="page-32-2"></span>**7.4 Device Configuration 1 - Address 0Bh (Bit 5)**



#### <span id="page-32-3"></span>*7.4.1 Enable MUTE Input (Bit 5)*

*Default = 1*

*Function:*

When set, the MUTE input pin is enabled and will generate a mute condition when active. When cleared, the MUTE input pin is ignored and will not generate a mute condition.

#### <span id="page-32-4"></span>*7.4.2 MUTE Input Polarity (Bit 4)*

*Default = 0*

*Function:*

This bit controls the active level of the MUTE input pin.

When set, the mute condition is active when the MUTE pin is high. When cleared, the mute condition is active when the MUTE pin is low.



#### <span id="page-33-0"></span>*7.4.3 Channel B = Channel A (Bit 0 - 3)*

#### *Default = 0*

*Function:*

When this bit is set, Channel A and Channel B volume levels and muting conditions are controlled by the Channel A volume and muting register settings, and the Channel B register settings are ignored.

When this bit is cleared, Channel A and Channel B volume and mute settings are independently controlled by the A and B volume and muting bits.



**Table 7. Channel B = Channel A Settings**

#### <span id="page-33-3"></span><span id="page-33-1"></span>**7.5 Device Configuration 2 - Address 0Ch**



#### <span id="page-33-2"></span>*7.5.1 Zero-Crossing Time-Out Period (Bits 4:2)*

*Default = 011*

*Function:*

These bits set the zero-crossing time-out period as shown in [Table 9.](#page-34-5) Refer to the ["Zero-Crossing](#page-21-2) [Time-Out" section on page 22](#page-21-2) for more information.

TimeOut[2:0]	<b>Zero-Crossing</b> <b>Time-Out Period</b>
000	5 <sub>ms</sub>
001	10 <sub>ms</sub>
010	$15 \text{ ms}$
011	18 <sub>ms</sub>
100	$20 \text{ ms}$
101	30 <sub>ms</sub>
110	40 ms
111	50 ms

<span id="page-33-4"></span>**Table 8. Zero-Crossing Time-Out Settings**



#### <span id="page-34-0"></span>*7.5.2 Zero-Crossing Mode (Bits 1:0)*

#### *Default = 01*

*Function:*

These bits control the Zero-Crossing detection mode as shown in [Table 9.](#page-34-5) Refer to the ["Zero-Cross](#page-21-1)[ing Modes" section on page 22](#page-21-1) for more information.



#### **Table 9. Zero-Crossing Mode Settings**

#### <span id="page-34-5"></span><span id="page-34-1"></span>**7.6 Channel Power - Address 0Dh**



#### <span id="page-34-2"></span>*7.6.1 Power Down Channel X (Bit 0 - 7)*

*Default = 0*

*Function:*

Each respective channel will enter a low-power state whenever this bit is set. A channel's power-down bit must be cleared for normal operation to occur.

#### <span id="page-34-3"></span>**7.7 Master Power - Address 0Eh**



#### <span id="page-34-4"></span>*7.7.1 Power Down All (Bit 0)*

*Default = 1*

*Function:*

The device will enter a low-power state whenever this bit is set. The power-down bit is set by default and must be cleared before normal operation can occur. The control registers remain accessible, and their contents are retained while the device is in power-down.



#### <span id="page-35-0"></span>**7.8 Freeze Control - Address 0Fh**



#### <span id="page-35-1"></span>*7.8.1 Freeze (Bit 7)*

*Default = 0*

*Function:*

When the Freeze bit is set, the Freeze function allows modifications to the control port registers without changes taking effect until Freeze bit is cleared. To make multiple changes in the Control Port registers take effect simultaneously, set the Freeze bit, make all register changes, then clear the Freeze bit.

#### <span id="page-35-2"></span>**7.9 Master 1 Mask - Address 10h**



Each bit in this register serves as a Master 1 mask for its corresponding channel.

If a mask bit is set to '1', the corresponding channel is unmasked, meaning that it will be affected by the Master 1 volume and muting controls.

If a mask bit is set to '0', the corresponding channel is masked, meaning that it will not be affected by the Master 1 volume and muting controls.

This register defaults to FFh (all channels unmasked).

#### <span id="page-35-3"></span>**7.10 Master 1 Volume - Address 11h**



#### <span id="page-35-4"></span>*7.10.1 Master 1 Volume Control (Bits 7:0)*

*Default = 11010010*

*Function:*

The Master 1 volume control register allows the user to simultaneously gain or attenuate all unmasked channels in 0.5 dB increments. The volume changes are implemented as dictated by the ZC-Mode[1:0] and TimeOut[2:0] bits in the Device Config 2 register (see ["Device Configuration 2 -](#page-33-1) [Address 0Ch" on page 34\)](#page-33-1).

The value of the Master 1 volume control register is mapped to the desired 0.5 dB step Master 1 volume setting by the following equation:

Register Value =  $(2 \times$  Desired Volume Setting in dB) + 210

In the equation above, "*Desired Volume Setting in dB*" is determined by rounding the desired ¼ dB resolution volume setting down to ½ dB resolution.

It should be noted that input values outside the CS3318's analog range of +22 dB to -96 dB are valid, however, the volume of each channel will be limited to the CS3318's analog range (see ["Volume Lim](#page-19-0)[its" on page 20](#page-19-0)).

See [Table 5 on page 31](#page-30-3) for example register settings.



#### <span id="page-36-0"></span>**7.11 Master 1 Control - Address 12h**



#### <span id="page-36-1"></span>*7.11.1 Master 1 Mute (Bit 1)*

*Default = 0*

*Function:*

This bit controls the Master 1 mute state. When set, the Master 1 mute condition is active. When cleared, the Master 1 mute condition is released.

See ["Muting Controls" on page 21](#page-20-0) for more information about the muting behavior of the CS3318.

#### <span id="page-36-2"></span>*7.11.2 Master 1 ¼ dB Control (Bit 0)*

*Default = 0*

*Function:*

When set,  $\frac{1}{4}$  dB of gain will be added to the Master 1 volume level.

See [Table 6 on page 32](#page-31-2) for an example of volume settings using the 1/4 dB control.

#### <span id="page-36-3"></span>**7.12 Master 2 Mask - Address 13h**



Each bit in this register serves as a Master 2 mask for its corresponding channel.

If a mask bit is set to '1', the corresponding channel is unmasked, meaning that it will be affected by the Master 2 volume and muting controls.

If a mask bit is set to '0', the corresponding channel is masked, meaning that it will not be affected by the Master 2 volume and muting controls.

This register defaults to FFh (all channels unmasked).

#### <span id="page-36-4"></span>**7.13 Master 2 Volume - Address 14h**



#### <span id="page-36-5"></span>*7.13.1 Master 2 Volume Control (Bits 7:0)*

*Default = 11010010*

*Function:*

The Master 2 volume control register allows the user to simultaneously gain or attenuate all unmasked channels from +22 dB to -96 dB in 0.5 dB increments. The volume changes are implemented as dictated by the ZCMode[1:0] and TimeOut[2:0] bits in the Device Config 2 register (see ["Device](#page-33-1) [Configuration 2 - Address 0Ch" on page 34](#page-33-1)).

The value of the Master 2 volume control register is mapped to the desired 0.5 dB step Master 2 volume setting by the following equation:

Register Value =  $(2 \times$  Desired Volume Setting in dB) + 210



In the equation above, "*Desired Volume Setting in dB*" is determined by rounding the desired ¼ dB resolution volume setting down to ½ dB resolution.

It should be noted that input values outside the CS3318's analog range of +22 dB to -96 dB are valid; however, the volume of each channel will be limited to the CS3318's analog range (see ["Volume Lim](#page-19-0)[its" on page 20](#page-19-0)).

See [Table 5 on page 31](#page-30-3) for example register settings.

#### <span id="page-37-0"></span>**7.14 Master 2 Control - Address 15h**



#### <span id="page-37-1"></span>*7.14.1 Master 2 Mute (Bit 1)*

```
Default = 0
```
*Function:*

This bit controls the Master 2 mute state. When set, the Master 1 mute condition is active. When cleared, the Master 2 mute condition is released.

See ["Muting Controls" on page 21](#page-20-0) for more information about the muting behavior of the CS3318.

#### <span id="page-37-2"></span>*7.14.2 Master 2 ¼ dB Control (Bit 0)*

#### *Default = 0*

*Function:*

When set, ¼ dB of gain will be added to the Master 2 volume level.

See [Table 6 on page 32](#page-31-2) for an example of volume settings using the ¼ dB control.

#### <span id="page-37-3"></span>**7.15 Master 3 Mask - Address 16h**



Each bit in this register serves as a Master 3 mask for its corresponding channel.

If a mask bit is set to '1', the corresponding channel is unmasked, meaning that it will be affected by the Master 3 volume and muting controls.

If a mask bit is set to '0', the corresponding channel is masked, meaning that it will not be affected by the Master 3 volume and muting controls.

This register defaults to FFh (all channels unmasked).

#### <span id="page-37-4"></span>**7.16 Master 3 Volume - Address 17h**



#### <span id="page-37-5"></span>*7.16.1 Master 3 Volume Control (Bits 7:0)*

*Default = 11010010*

*Function:*

The Master 3 volume control register allows the user to simultaneously gain or attenuate all unmasked channels from +22 dB to -96 dB in 0.5 dB increments. The volume changes are implemented



as dictated by the ZCMode[1:0] and TimeOut[2:0] bits in the Device Config 2 register (see ["Device](#page-33-1) [Configuration 2 - Address 0Ch" on page 34](#page-33-1)).

The value of the Master 3 volume control register is mapped to the desired 0.5 dB step Master 3 volume setting by the following equation:

Register Value =  $(2 \times$  Desired Volume Setting in dB) + 210

In the equation above, "*Desired Volume Setting in dB*" is determined by rounding the desired ¼ dB resolution volume setting down to ½ dB resolution.

It should be noted that input values outside the CS3318's analog range of +22 dB to -96 dB are valid, however, the volume of each channel will be limited to the CS3318's analog range (see ["Volume Lim](#page-19-0)[its" on page 20](#page-19-0)).

See [Table 5 on page 31](#page-30-3) for example register settings.

#### <span id="page-38-0"></span>**7.17 Master 3 Control - Address 18h**



#### <span id="page-38-1"></span>*7.17.1 Master 3 Mute (Bit 1)*

*Default = 0*

*Function:*

This bit controls the Master 3 mute state. When set, the Master 3 mute condition is active. When cleared, the Master 3 mute condition is released.

See ["Muting Controls" on page 21](#page-20-0) for more information about the muting behavior of the CS3318.

#### <span id="page-38-2"></span>*7.17.2 Master 3 ¼ dB Control (Bit 0)*

*Default = 0*

#### *Function:*

When set,  $\frac{1}{4}$  dB of gain will be added to the Master 3 volume level.

See [Table 6 on page 32](#page-31-2) for an example of volume settings using the 1/4 dB control.



#### <span id="page-39-0"></span>**7.18 Group 2 Chip Address 19h**



#### <span id="page-39-1"></span>*7.18.1 Group 2 Chip Address (Bits 7:1)*

*SPI Mode Default = 1000000b*

*I²C Mode Default = See [Table 4 on page 27](#page-26-3).*

#### *Function:*

These bits set the Group 2 chip address, and may be modified at any time. See ["System Serial Con](#page-22-0)[trol Configuration" on page 23](#page-22-0) and "I<sup>2</sup>C/SPI Serial Control Formats" on page 27 for more information.

#### <span id="page-39-2"></span>*7.18.2 Enable Group 2 Address (Bit 0)*

*Default = 0*

*Function:*

This bit controls the device's recognition of the Group 2 address. When set, the device will respond to serial communication when addressed with the Group 2 address. When cleared, the device will ignore all serial communication when addressed with the Group 2 address.

#### <span id="page-39-3"></span>**7.19 Group 1 Chip Address 1Ah**



#### <span id="page-39-4"></span>*7.19.1 Group 1 Chip Address (Bits 7:1)*

*SPI Mode Default = 1000000b I²C Mode Default = See [Table 4 on page 27](#page-26-3).*

#### *Function:*

These bits set the Group 1 chip address, and may be modified at any time. See ["System Serial Con](#page-22-0)[trol Configuration" on page 23](#page-22-0) and "I<sup>2</sup>C/SPI Serial Control Formats" on page 27 for more information.

#### <span id="page-39-5"></span>*7.19.2 Enable Group 1 Address (Bit 0)*

#### *Default = 0*

*Function:*

This bit controls the device's recognition of the Group 1 address. When set, the device will respond to serial communication when addressed with the Group 1 address. When cleared, the device will ignore all serial communication when addressed with the Group 1 address.



#### <span id="page-40-0"></span>**7.20 Individual Chip Address 1Bh**



#### <span id="page-40-1"></span>*7.20.1 Individual Chip Address (Bits 7:1)*

*SPI Mode Default = 1000000b*

*I²C Mode Default = See [Table 4 on page 27](#page-26-3)*

#### *Function:*

These bits set the individual chip address, and may be modified at any time. See ["System Serial Con](#page-22-0)[trol Configuration" on page 23](#page-22-0) and "I<sup>2</sup>C/SPI Serial Control Formats" on page 27 for more information.

#### <span id="page-40-2"></span>*7.20.2 Enable Next Device (Bit 0)*

*Default = 0*

*Function:*

When set, the CS3318's enable output pin (ENOut) will be driven high. When cleared, the CS3318's enable output pin (ENOut) will be driven low.

#### <span id="page-40-3"></span>**7.21 Chip ID - Address 1Ch**



This is a Read-Only register.

#### <span id="page-40-4"></span>*7.21.1 Chip ID (Bits 7:4)*

*Default = 0110b Function:* Chip ID code for the CS3318. Permanently set to 0110.

#### <span id="page-40-5"></span>*7.21.2 Chip Revision (Bits 3:0)*

*Default = xxxxb*

*Function:*

<span id="page-40-6"></span>Chip revision code for the CS3318. Encoded as shown in [Table 10](#page-40-6).



**Table 10. Chip Revision Register Codes**



### <span id="page-41-0"></span>**8. PARAMETER DEFINITIONS**

#### **Dynamic Range**

Full-scale (RMS) signal to broadband noise ratio. The broadband noise is measured over the specified bandwidth with the input grounded. Expressed in decibels.

#### **Total Harmonic Distortion + Noise**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

#### **Frequency Response**

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

#### **Interchannel Isolation**

A measure of crosstalk between channels. Measured for each channel at the device's output with a fullscale signal applied to one channel adjacent to the channel under test, and no signal applied to all other channels. Units in decibels.

#### **Gain Error**

The deviation from the nominal full-scale analog output for a full-scale digital input.

#### **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.



**CS3318**

## <span id="page-42-0"></span>**9. PACKAGE DIMENSIONS**





## <span id="page-42-1"></span>**10.THERMAL CHARACTERISTICS AND SPECIFICATIONS**



<span id="page-42-2"></span>1.  $\theta_{JA}$  is specified according to JEDEC specifications for multi-layer PCBs.



#### <span id="page-43-0"></span>**11.ORDERING INFORMATION**



## <span id="page-43-1"></span>**12.REVISION HISTORY**



#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to [www.cirrus.com.](http://www.cirrus.com)

#### **IMPORTANT NOTICE**

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,<br>copyrights, trademarks, trade secrets or other intellec sent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE<br>IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

I²C is a registered trademark of Philips Semiconductor.

SPI is a trademark of Motorola, Inc.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cirrus Logic](http://www.mouser.com/Cirrus-Logic): [CDB3318](http://www.mouser.com/access/?pn=CDB3318) [CS3318-CQZ](http://www.mouser.com/access/?pn=CS3318-CQZ)



info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

#### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9