BTM7742G

High Current H-Bridge Trilith IC 3G

Automotive Power



Never stop thinking



Table of Contents

| | Table of Contents | 2 |
|-------------------------------|---|--------|
| 1 | Overview | 3 |
| 2 | Block Diagram | 4 |
| 3 | Terms | 4 |
| 4 4.1 4.2 | Pin Configuration Pin Assignment Pin Definitions and Functions | 5 |
| 5 5.1 5.2 5.3 | General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance | 6 7 |
| 6 | Block Description and Characteristics | |
| 6.1 | Supply Characteristics | 9 |
| 6.2 | Power Stages | 10 |
| 6.2.1 | Power Stages - Static Characteristics | 11 |
| 6.2.2 | Switching Times | 12 |
| 6.2.3 | Power Stages - Dynamic Characteristics | 13 |
| 6.3 | Protection Functions | 13 |
| 6.3.1 | Overvoltage Lock Out | |
| 6.3.2 | Undervoltage Shut Down | |
| 6.3.3 | Overtemperature Protection | |
| 6.3.4 | | |
| 6.3.5 | Short Circuit Protection | |
| 6.3.6 | Electrical Characteristics - Protection Functions | |
| 6.4 | Control and Diagnostics | |
| 6.4.1 6.4.2 | | |
| 6.4.2 | Dead Time Generation Status Flag Diagnosis with Current Sense Capability | |
| 6.4.4 | | |
| 6.4.5 | Electrical Characteristics - Control and Diagnostics | |
| | - | |
| 7 | Application Information | |
| 7.1 | Application and Layout Considerations | |
| 8 | Package Outlines | 23 |
| 9 | Revision History | 24 |



High Current H-Bridge Trilith IC 3G

BTM7742G



1 Overview

Features

- Integrated high current H-Bridge
- Path resistance of max. 500 m Ω @ 150 °C (typ. 250 m Ω @ 25 °C)
- Low quiescent current of typ. 5µA @ 25 °C
- PWM capability of up to 25kHz combined with active freewheeling
- Current limitation level of 12 A typ. (6 A min.)
- Driver circuit with logic inputs
- · Status flag diagnosis with current sense capability
- Overtemperature shut down with latch behaviour
- Overvoltage lock out
- Undervoltage shut down
- · Switch-mode current limitation for reduced power dissipation in overcurrent situation
- Integrated dead time generation
- Operation up to 28V
- Green Product (RoHS compliant)
- AEC Qualified

Description

The BTM7742G is a fully integrated high current H-bridge for motor drive applications. It contains two p-channel highside MOSFETs and two n-channel lowside MOSFETs with an integrated driver IC in one package. Due to the p-channel highside switches the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, dead time generation and protection against overtemperature, overvoltage, undervoltage, overcurrent and short circuit.

The BTM7742G provides an optimized solution for protected high current PWM motor drives with very low board space consumption.

| Туре | Package | Marking |
|----------|--------------|----------|
| BTM7742G | PG-DSO-36-29 | BTM7742G |



PG-DSO-36-29



Block Diagram

2 Block Diagram




Figure 1 Block Diagram

3 Terms

following figure shows the terms used in this data sheet.




Figure 2 Terms



Pin Configuration

4 Pin Configuration

4.1 Pin Assignment

| _ | | |
|--------|-----|-----------|
| OUT1 🖂 | 1 • | 36 🔲 OUT1 |
| OUT1 🖂 | 2 | 35 🔲 OUT1 |
| OUT1 🞞 | 3 | 34 🔲 OUT1 |
| OUT1 🞞 | 4 | 33 🔟 OUT1 |
| GND 🗔 | 5 | 32 🔟 VS |
| GND 🗔 | 6 | 31 🔟 VS |
| GND 🖂 | 7 | 30 🔟 VS |
| GND 🖂 | 8 | 29 🔟 VS |
| IN1 🖂 | 9 | 28 🔟 IS |
| IN2 🗔 | 10 | 27 🔟 INH |
| VS 🖂 | 11 | 26 🔲 GND |
| VS 🖂 | 12 | 25 🔲 GND |
| VS 🖂 | 13 | 24 🔲 GND |
| VS 🖂 | 14 | 23 🔲 GND |
| OUT2 🖂 | 15 | 22 🔲 OUT2 |
| OUT2 🖂 | 16 | 21 🔲 OUT2 |
| OUT2 🖂 | 17 | 20 🔲 OUT2 |
| OUT2 🖂 | 18 | 19 🔲 OUT2 |
| | | |

Figure 3 Pin Configuration BTM7742G

4.2 Pin Definitions and Functions

Pins written in bold type need power wiring.

| Pin | Symbol | Function | |
|------------|--------|---|--|
| 14, 3336 | OUT1 | Output of first half bridge | |
| 58, 2326 | GND | Ground | |
| 9 | IN1 | Input of first half bridge | |
| 10 | IN2 | Input of second half bridge | |
| 1114, 2932 | VS | Supply, all pins to be connected and shorted externally | |
| 1522 | OUT2 | Output of second half bridge | |
| 27 | INH | Inhibit pin, to set device in sleep/stand-by mode | |
| 28 | IS | Current sense and error signal | |



5 General Product Characteristics

5.1 Absolute Maximum Ratings

Absolute Maximum Ratings ¹⁾

 T_i = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified)

| Pos. | Parameter Symbol I | | Lin | nit Values | Unit | Conditions | |
|--------|--------------------------------|--|------|------------|------|-------------------------------------|--|
| | | | Min. | Max. | | | |
| 5.1.1 | Supply voltage | Vs | -0.3 | 45 | V | - | |
| 5.1.2 | Logic Input Voltage | $\frac{V_{\rm IN1,}V_{\rm IN2,}}{V_{\rm INH}}$ | -0.3 | 5.5 | V | - | |
| 5.1.3 | HS/LS continuous drain current | $I_{\rm D(HS)} \\ I_{\rm D(LS)}$ | -3.2 | 3.2 | A | $T_{\rm C}$ < 85°C switch active | |
| 5.1.4 | Voltage between VS and IS pin | $V_{\rm S}$ - $V_{\rm IS}$ | -0.3 | 45 | V | - | |
| Therma | I Maximum Ratings | | - # | H | | - | |
| 5.1.5 | Junction temperature | Tj | -40 | 150 | °C | - | |
| 5.1.6 | Storage temperature | T _{stg} | -55 | 150 | °C | - | |
| ESD Su | sceptibility | | | | | | |
| 5.1.7 | ESD susceptibility | VESD | | | kV | HBM ²⁾ | |

| 5.1.7 | ESD susceptibility | V_{ESD} | | | kV | HBM ²⁾ |
|-------|--|-----------|----------|--------|----|-------------------|
| | IN1, IN2, IS, INH OUT1, OUT2, GND, VS | | -2 -4 | 2 4 | | |

1) Not subject to production test, specified by design.

2) HBM according to EIA/JESD 22-A 114B (1.5 k Ω , 100pF)

- Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



General Product Characteristics

Maximum Single Pulse Current




Figure 4 BTM7742G Maximum Single Pulse Current ($T_{c} = T_{j(0)} < 85^{\circ}C$)

This diagram shows the maximum single pulse current that can be driven for a given pulse time t_{pulse} . The maximum reachable current may be smaller depending on the current limitation level. Pulse time may be limited due to thermal protection of the device.

5.2 Functional Range

| Pos. | Parameter | Symbol | Liı | Limit Values | | Limit Values | | Limit Values Unit | | Conditions |
|-------|--|---------------------|------|--------------|----|---|--|-------------------|--|------------|
| | | | Min. | Max. | | | | | | |
| 5.2.1 | Supply Voltage Range for Normal Operation | $V_{\rm S(nor)}$ | 8 | 18 | V | VS pins shorted | | | | |
| 5.2.2 | Extended Supply Voltage Range for Operation | V _{S(ext)} | 5.5 | 28 | V | VS pins shorted; Parameter deviations possible; | | | | |
| 5.2.3 | Junction Temperature | Tj | -40 | 150 | °C | - | | | | |

1) Overtemperature protection available up to supply voltage $V_{\rm S}$ = 18V.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

5.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

| Pos. | Parameter | Symbol | L | imit Val. | ues | Unit | Conditions |
|-------|---|---------------------|------|-----------|------|------|------------|
| | | | Min. | Тур. | Max. | | |
| 5.3.1 | Thermal Resistance Junction to Soldering Point, Low Side Switch $R_{\text{thjSP(LS)}} = \Delta T_{j(LS)} / P_{v(LS)}$ | $R_{\rm thjSP(LS)}$ | - | - | 29 | K/W | 1) |
| 5.3.2 | Thermal Resistance Junction to Soldering Point, High Side Switch $R_{\text{thjSP(HS)}} = \Delta T_{j(\text{HS})} / P_{V(\text{HS})}$ | $R_{\rm thjSP(HS)}$ | - | - | 29 | K/W | 1) |
| 5.3.3 | Thermal Resistance Junction to Soldering Point, both switches $R_{\text{thjSP}} = \max[\Delta T_{j(\text{HS})}, \Delta T_{j(\text{LS})}] / (P_{v(\text{HS})} + P_{v(\text{LS})})$ | R _{thjSP} | - | - | 29 | K/W | 1) |
| 5.3.4 | Thermal Resistance Junction-Ambient | R _{thja} | - | 46 | - | K/W | 1); 2) |


1) Not subject to production test, specified by design.


2) Specified R_{thia} value is according to Jedec JESD51-2, -7 at natural convection on FR4 2s2p board; The product

(chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu).

Transient thermal impedance Z_{thia}

Figure 5 is showing the typical transient thermal impedance of high side or low side switch of BTM7742G mounted according to JEDEC JESD51-7 at natural convection on FR4 2s2p board. The device (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). For the simulation each chip was separately powered with 1W at an ambient temperature T_a of 85°C.







6 Block Description and Characteristics

6.1 Supply Characteristics

 $V_{\rm s}$ = 8 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $I_{\rm L}$ = 0A, VS pins shorted, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit | Values | | Unit | Test Conditions |
|--------|-------------------|---------------------|-------|--------|------|------|---|
| | | | Min. | Тур. | Max. | | |
| Genera | al | | ! | | | | |
| 6.1.1 | Supply Current | I _{S(on)} | - | 5 | 9.5 | mA | $V_{\rm INH}$ or $V_{\rm IN1}$ or $V_{\rm IN2}$ = 5 V DC-mode normal operation (no fault condition) |
| 6.1.2 | Quiescent Current | I _{S(off)} | - | 5 | 15 | μA | $V_{\text{INH}} = V_{\text{IN1}} = V_{\text{IN2}} = 0 \text{ V}$ $T_{\text{j}} < 85 ^{\circ}\text{C}; ^{1)}$ |
| | | | - | - | 30 | μA | $V_{\rm INH} = V_{\rm IN1} = V_{\rm IN2} = 0 \ \rm V$ |

1) Not subject to production test, specified by design.




Figure 6 Typical Quiescent Current vs. Junction Temperature (typ. @ V_{s} = 13.5V)



6.2 **Power Stages**

The power stages of the BTM7742G consist of p-channel vertical DMOS transistors for the high side switches and n-channel vertical DMOS transistors for the low side switches. All protection and diagnostic functions are located in a separate control chip. Both switches, high side and low side, allow active freewheeling and thus minimize power dissipation in the forward operation of the integrated diodes.

The on state resistance R_{ON} is dependent on the supply voltage V_S as well as on the junction temperature T_j . The typical on state resistance characteristics are shown in **Figure 7**.




Figure 7 Typical On State Resistance vs. Supply Voltage



6.2.1 Power Stages - Static Characteristics

 V_s = 8 V to 18 V, T_j = -40 °C to +150 °C, VS pins shorted, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit V | Limit Values | | | Test Conditions |
|--------|---|-----------------------|---------|--------------|------|----|---|
| | | | Min. | Тур. | Max. | | |
| High S | ide Switch - Static Characteris | stics | I | | | | |
| 6.2.1 | On state high side resistance | R _{ON(HS)} | | | | mΩ | I _{OUT} = 1 A |
| | | . , | | | | | V _S = 13.5 V |
| | | | - | 100 | - | | T _i = 25 °C; ¹⁾ |
| | | | - | 140 | 190 | | T _j = 150 °C |
| 6.2.2 | Leakage current high side | I _{L(LKHS)} | | | | μA | $V_{\rm INH} = V_{\rm IN1} = V_{\rm IN2} = 0$ V |
| | | (- / | | | | | $V_{OUT} = 0 V$ |
| | | | - | _ | 1 | | T _i < 85 °C; ¹⁾ |
| | | | - | - | 5 | | T _j = 150 °C |
| 6.2.3 | Reverse diode | V _{DS(HS)} | | | | V | I _{OUT} = -1 A |
| | forward-voltage high side ²⁾ | () | _ | 0.9 | _ | | $T_{\rm i}$ = -40 °C; ¹⁾ |
| | | | _ | 0.8 | _ | | $T_{i} = 25 ^{\circ}\text{C};^{1)}$ |
| | | | - | 0.6 | 0.8 | | T _j = 150 °C |
| Low Si | de Switch - Static Characteris | tics | | | | | - |
| 6.2.4 | On state low side resistance | R _{ON(LS)} | | | | mΩ | I _{OUT} = -1 A |
| | | - (- / | | | | | V _S = 13.5 V |
| | | | _ | 150 | _ | | $T_{\rm i}$ = 25 °C; ¹⁾ |
| | | | - | 250 | 300 | | T _j = 150 °C |
| 6.2.5 | Leakage current low side | -I _{L(LKLS)} | | | | μA | $V_{\rm INH} = V_{\rm IN1} = V_{\rm IN2} = 0$ V |
| | | (- / | | | | | $V_{OUT} = V_{S}$ |
| | | | - | _ | 1 | | T _i < 85 °C; ¹⁾ |
| | | | - | _ | 3 | | T _i = 150 °C |
| 6.2.6 | Reverse diode | V _{SD(LS)} | | | | V | <i>I</i> _{OUT} = 1 A |
| | forward-voltage low side ²⁾ | 55(20) | - | 0.9 | - | | $T_{\rm i}$ = -40 °C; ¹⁾ |
| | _ | | - | 0.8 | - | | T _i = 25 °C; ¹⁾ |
| | | | - | 0.6 | 0.8 | | T _i = 150 °C |

1) Not subject to production test, specified by design.

2) Due to active freewheeling diode is conducting only for a few μ s.



6.2.2 Switching Times




Figure 8 Definition of switching times high side (R_{load} to GND)




Figure 9 Definition of switching times low side (R_{load} to VS)

Due to the timing differences for the rising and the falling edge there will be a slight difference between the length of the input pulse and the length of the output pulse. It can be calculated using the following formulas:

- $\Delta t_{\text{HS}} = (t_{\text{dr(HS)}} + 0.2 t_{\text{r(HS)}}) (t_{\text{df(HS)}} + 0.8 t_{\text{f(HS)}})$
- $\Delta t_{\text{LS}} = (t_{\text{df}(\text{LS})} + 0.2 t_{\text{f}(\text{LS})}) (t_{\text{dr}(\text{LS})} + 0.8 t_{\text{r}(\text{LS})}).$



6.2.3 **Power Stages - Dynamic Characteristics**

 V_{s} = 13.5V, T_{j} = -40 °C to +150 °C, R_{Load} = 12 Ω , V_{INH} = 5V, VS pins shorted, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit | Values | | Unit | Test Conditions |
|---------|---------------------------|-----------------------------|-------|--------|------|------|------------------------|
| | | | Min. | Тур. | Max. | | |
| High Si | ide Switch Dynamic Charac | teristics | I | | | | |
| 6.2.7 | Rise-time of HS | t _{r(HS)} | 0.35 | 0.7 | 1.05 | μs | - |
| 6.2.8 | Slew rate HS on | $\Delta V_{OUT}/t_{r(HS)}$ | - | 9.6 | - | V/µs | - |
| 6.2.9 | Switch on delay time HS | t _{dr(HS)} | 3 | 5 | 8 | μs | - |
| 6.2.10 | Fall-time of HS | t _{f(HS)} | 0.35 | 0.7 | 1.05 | μs | - |
| 6.2.11 | Slew rate HS off | $-\Delta V_{OUT}/t_{f(HS)}$ | - | 9.6 | - | V/µs | - |
| 6.2.12 | Switch off delay time HS | t _{df(HS)} | 1.5 | 3.5 | 5.5 | μs | - |
| Low Si | de Switch Dynamic Charac | | | E | | | · |
| 6.2.13 | Rise-time of LS | t _{r(LS)} | 0.4 | 0.8 | 1.2 | μs | - |
| 6.2.14 | Slew rate LS off | $\Delta V_{OUT}/t_{r(LS)}$ | - | 8.4 | - | V/µs | - |
| 6.2.15 | Switch off delay time LS | t _{dr(LS)} | 1.5 | 3.5 | 5.5 | μs | - |
| 6.2.16 | Fall-time of LS | t _{f(LS)} | 0.35 | 0.8 | 1.2 | μs | - |
| 6.2.17 | Slew rate LS on | $-\Delta V_{OUT}/t_{f(LS)}$ | - | 8.4 | - | V/µs | - |
| 6.2.18 | Switch on delay time LS | t _{df(LS)} | 2.5 | 5 | 7.5 | μs | - |

6.3 **Protection Functions**

The device provides integrated protection functions. These are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not to be used for continuous or repetitive operation, with the exception of the current limitation (**Chapter 6.3.4**). Overvoltage, overtemperature and overcurrent are indicated by a fault current I_{IS(LIM)} at the IS pin as described in the paragraph "**Status Flag Diagnosis with Current Sense Capability**" on Page 17 and Figure 13.

In the following the protection functions are listed in order of their priority. Overvoltage lock out overrides all other error modes.

6.3.1 Overvoltage Lock Out

To assure a high immunity against overvoltages (e.g. load dump conditions) the device shuts both lowside MOSFETs off and turns both highside MOSFET on, if the supply voltage $V_{\rm S}$ is exceeding the over voltage protection level $V_{\rm OV(OFF)}$. The IC operates in normal mode again with a hysteresis $V_{\rm OV(HY)}$ if the supply voltage decreases below the switch-on voltage $V_{\rm OV(ON)}$. This behavior of the BTM7742G will lead to freewheeling in highside during over voltage.



6.3.2 Undervoltage Shut Down

To avoid uncontrolled motion of the driven motor at low voltages the device shuts off (both outputs are tri-state), if the supply voltage $V_{\rm S}$ drops below the switch-off voltage $V_{\rm UV(OFF)}$. In this case all latches will be reset. The IC becomes active again with a hysteresis $V_{\rm UV(HY)}$ if the supply voltage rises above the switch-on voltage $V_{\rm UV(ON)}$.

6.3.3 Overtemperature Protection

The BTM7742G is protected against overtemperature by integrated temperature sensors. Each half bridge, which consists of one high side and one low side switch, is protected by one temperature sensor located in the high side switch. Both temperature sensors function independently. A detection of overtemperature through temperature sensor leads to a shut down of both switches in the half bridge. This state is latched until the device is reset by a low signal with a minimum length of t_{reset} simultaneously at the INH pin and both IN pins, provided that its temperature has decreased at least the thermal hysteresis ΔT in the meantime.

Overtemperature protection is available up to supply voltage $V_{\rm S}$ = 18V.

For sufficient over temperature protection please consider also operation below the limitations outlined in **Figure 4** and **Figure 5**.

Repetitive use of the overtemperature protection might reduce lifetime.

6.3.4 Current Limitation

The current in the bridge is measured in all four switches. As soon as the current in forward direction in one switch is reaching the limit I_{CLx} , this switch is deactivated for t_{CLS} . In case of INH = 5V (high) the other switch of the same half bridge is activated for the same time (t_{CLS}). During that time all changes at the related IN pin are ignored. However, the INH pin can still be used to switch all MOSFETs off. After t_{CLS} the switches return to their initial setting. The error signal at the IS pin is reset after 1.5 * t_{CLS} if no overcurrent state is detected in the meantime. Unintentional triggering of the current limitation by short current spikes (e.g. inflicted by EMI coming from the motor) is suppressed by internal filter circuitry. Due to thresholds and reaction delay times of the filter circuitry the effective current limitation level I_{CLx} depends on the slew rate of the load current di/dt as shown in **Figure 11**.




Figure 10 Timing Diagram Current Limitation and Current Sense



High Current H-Bridge BTM7742G

Block Description and Characteristics




Figure 11 Current Limitation Level vs. Current Slew Rate dI_L/dt




Figure 12 Typical Current Limitation Detection Levels vs. Supply Voltage

In combination with a typical inductive load, such as a motor, this results in a switched mode current limitation. This method of limiting the current has the advantage that the power dissipation in the BTM7742G is much smaller than by driving the MOSFETs in linear mode. Therefore it is possible to use the current limitation for a short time without exceeding the maximum allowed junction temperature (e.g. for limiting the inrush current during motor start up). However, the regular use of the current limitation is allowed as long as the specified maximum junction temperature is not exceeded. Exceeding this temperature can reduce the lifetime of the device.



6.3.5 Short Circuit Protection

The device provides embedded protection functions against

- output short circuit to ground
- output short circuit to supply voltage
- short circuit of load

The short circuit protection is realized by the previously described current limitation in combination with the overtemperature shut down (see **Chapter 6.3.3**) of the device.

6.3.6 Electrical Characteristics - Protection Functions

 $V_s = 8 \text{ V to } 18 \text{ V}$, $T_j = -40 \text{ °C to } +150 \text{ °C}$, VS pins shorted, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit | Values | | Unit | Test Conditions | |
|---------|---|----------------------|-------|--------|----------|------|---|--|
| | | | Min. | Тур. | Max. | | | |
| Over V | oltage Lock Out | I | 1 | 1 | I | | | |
| 6.3.1 | Switch-ON voltage | $V_{\rm OV(ON)}$ | 27.8 | _ | - | V | $V_{\rm s}$ decreasing | |
| 6.3.2 | Switch-OFF voltage | V _{OV(OFF)} | 28 | - | 30 | V | V _s increasing | |
| 6.3.3 | ON/OFF hysteresis | V _{OV(HY)} | - | 0.2 | - | V | 1) | |
| Under V | Voltage Shut Down | · · · | k | | I | | | |
| 6.3.4 | Switch-ON voltage | $V_{\rm UV(ON)}$ | - | _ | 5.5 | V | $V_{\rm S}$ increasing | |
| 6.3.5 | Switch-OFF voltage | V _{UV(OFF)} | 4.0 | _ | 5.4 | V | V _S decreasing | |
| 6.3.6 | ON/OFF hysteresis | V _{UV(HY)} | - | 0.2 | _ | V | 1) | |
| Therma | al Shut Down | | | | | | | |
| 6.3.7 | Thermal shut down junction temperature | $T_{\rm jSD}$ | 155 | 175 | 200 | °C | ¹⁾ ; $V_{\rm S} \le 18 {\rm V}$ | |
| 6.3.8 | Thermal switch on junction temperature | T _{jSO} | 153 | - | 190 | °C | 1) | |
| 6.3.9 | Thermal hysteresis | ΔT | _ | 7 | _ | °C | 1) | |
| 6.3.10 | Reset pulse at INH and IN pin (INH, IN1 and IN2 low) | t _{reset} | 8 | - | - | μs | 1) | |
| Curren | t Limitation | ł | | | I | | - | |
| 6.3.11 | Current limitation detection level high side | I _{CLH0} | 6 | 12 | 16 | A | V _S = 13.5 V | |
| 6.3.12 | Current limitation detection level low side | I _{CLL0} | 6 | 12 | 16 | A | V _S = 13.5 V | |
| 6.3.13 | Shut off time for HS and LS | t _{CLS} | 50 | 100 | 200 | μs | $V_{\rm S}$ = 13.5 V, $T_{\rm i}$ = 25 | |

1) Not subject to production test, specified by design.



6.4 Control and Diagnostics

6.4.1 Input Circuit

The control inputs INx and INH consist of TTL/CMOS compatible schmitt triggers with hysteresis which control the integrated gate drivers for the MOSFETs. To set the device in stand-by mode, INH and INx pins need to be all connected to GND. When the INH is high, in each half bridge one of the two power switches (HSx or LSx) is switched on, while the other power switch is switched off, depending on the status of the INx pin. When INH is low, a high INx signal will turn the corresponding highside switches on. This provides customer the possibility to switch on one high side switch while keeping the other switches off and therefore to do an open load detection together with external circuitry (see also **Chapter 7** - Application Information). A low on all INx and INH signal will turn off both power switches. To drive the logic inputs no external driver is needed, therefore the BTM7742G can be interfaced directly to a microcontroller.

6.4.2 Dead Time Generation

In bridge applications it has to be assured that the highside and lowside MOSFET are not conducting at the same time, connecting directly the battery voltage to GND. This is assured by a circuit in the driver IC, which senses the status of the MOSFETs to ensure that the high or low side switch can be switched on only if the corresponding low or high side switch is completely turned off.

6.4.3 Status Flag Diagnosis with Current Sense Capability

The status pin IS is used as a combined current sense and error flag output. In normal operation (current sense mode), a current source is connected to the status pin, which delivers a current proportional to the forward load current flowing through the active high side switch. If the high side switch is inactive or the current is flowing in the reverse direction no current will be driven except for a marginal leakage current $I_{IS(LK)}$. If both high side switches are in on state, the IS provides the sense current of the high side switch, which has been turned on first. To reset this assignment both inputs IN1 and IN2 has to be set to low and both high side switches has to be off.

The external resistor R_{IS} determines the voltage per output current. E.g. with the nominal value of **3.1**k for the current sense ratio $k_{ILIS} = I_L / I_{IS}$, a resistor value of $R_{IS} = 1$ k Ω leads to $V_{IS} = (I_L / 3.1$ A)V. In case of a fault condition the status output is connected to a current source which is independent of the load current and provides $I_{IS(lim)}$. The maximum voltage at the IS pin is determined by the choice of the external resistor and the supply voltage. In case of current limitation the $I_{IS(lim)}$ is activated for 1.5 * t_{CLS} .




Figure 13 Sense current and fault current






Figure 14 Sense Current vs. Load Current



6.4.4 Truth Table

| Device State | Inputs | | | Outp | uts | | | Mode | | |
|--|--------|-----|-----|------|-----|-----|-----|----------------------|--|--|
| | INH | IN1 | IN2 | HS1 | LS1 | HS2 | LS2 | IS | | |
| Normal operation | 0 | 0 | 0 | OFF | OFF | OFF | OFF | 0 | Stand-by mode, reset | |
| | 1 | 0 | 0 | OFF | ON | OFF | ON | 0 | - | |
| | 1 | 0 | 1 | OFF | ON | ON | OFF | CSHS2 ¹⁾ | - | |
| | 1 | 1 | 0 | ON | OFF | OFF | ON | CS HS1 ¹⁾ | - | |
| | 1 | 1 | 1 | ON | OFF | ON | OFF | CS ²⁾ | - | |
| Open-Load detection | 0 | 0 | 1 | OFF | OFF | ON | OFF | CS HS2 ¹⁾ | Enable Open-load detection | |
| mode | 0 | 1 | 0 | ON | OFF | OFF | OFF | CS HS1 ¹⁾ | Enable Open-load detection | |
| | 0 | 1 | 1 | ON | OFF | ON | OFF | CS ²⁾ | | |
| Over-voltage (OV) | Х | Х | X | ON | OFF | ON | OFF | 1 | Shut-down of LSS, HSS activated, error detected | |
| Under-voltage (UV) | Х | Х | Х | OFF | OFF | OFF | OFF | 0 | UV lockout, reset | |
| Overtemperature or | 0 | 0 | 0 | OFF | OFF | OFF | OFF | 0 | Stand-by mode, reset of latch | |
| short circuit of HSS or LSS $^{\rm 3)}$ | 1 | Х | Х | OFF | OFF | OFF | OFF | 1 | Shut-down with latch, error | |
| | Х | 1 | Х | | | | | | detected | |
| | Х | Х | 1 | | | | | | | |
| Current limitation mode half bridge 1 | 1 | 0 | Х | ON | OFF | X | X | 1 | Short Circuit in LS1 detected, half bridge 2 operates in normal mode | |
| | 1 | 1 | X | OFF | ON | X | X | 1 | Short Circuit in HS1 detected, half bridge 2 operates in normal mode | |
| | 0 | 1 | Х | OFF | OFF | Х | Х | 1 | Short Circuit in HS1 detected | |
| Current limitation mode half bridge 2 | 1 | X | 0 | X | Х | ON | OFF | 1 | Short Circuit in LS2 detected, half bridge 1 operates in normal mode | |
| | 1 | Х | 1 | X | Х | OFF | ON | 1 | Short Circuit in HS2 detected, half bridge 1 operates in normal mode | |
| | 0 | Х | 1 | Х | Х | OFF | OFF | 1 | Short Circuit in HS2 detected | |

1) Previous current sense assignment to be reset by IN1=IN2=low and both high side switches off (see Chapter 6.4.3)

2) When both high side switches are in on state, the CS provides the sense signal for the high side switch, which has been turned on first.

3) In short circuit of HSS or LSS, the junction temperature will arise and as soon as the over temperature shut down threshold is reached the device will shut down and latch the status. Short circuit of HSS and LSS itself won't be detected as failure.

| Inputs: | Switches | Status Flag IS: | |
|----------------|------------------------|-------------------------|--|
| 0 = Logic LOW | OFF = switched off | CS = Current sense mode | |
| 1 = Logic HIGH | ON = switched on | 1 = Logic HIGH (error) | |
| X = 0 or 1 | X = switched on or off | | |



6.4.5 Electrical Characteristics - Control and Diagnostics

 $V_s = 8 V \text{ to } 18 V$, $T_j = -40 \circ C \text{ to } +150 \circ C$, VS pins shorted, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit \ | /alues | | Unit | Test Conditions | |
|--------|--|--|-----------------|-------------------|-----------------|-----------------|---|--|
| | | | Min. | Typ. Max. | | | | |
| Contro | ol Inputs (IN and INH) | l | | 1 | 1 | | | |
| 6.4.1 | High level threshold voltage INH, IN1, IN2 | $V_{\text{INH(H)'}}$ $V_{\text{IN1(H)'}}$ $V_{\text{IN2(H)}}$ | - | 1.6 | 2 | V | - | |
| 6.4.2 | Low level threshold voltage INH, IN1, IN2 | $V_{\rm INH(L)},$ $V_{\rm IN1(L)},$ $V_{\rm IN2(L)}$ | 1.1 | 1.4 | - | V | - | |
| 6.4.3 | Input voltage hysteresis | $V_{\rm INHHY}, V_{\rm INHY}$ | - | 200 | - | mV | 1) | |
| 6.4.4 | Input current | I _{INH(H)} , I _{IN1(H)} , I _{IN2(H)} | - | 30 | 200 | μA | $V_{\rm IN1}, V_{\rm IN2}, V_{\rm INH} = 5.5 \text{ V}$ | |
| 6.4.5 | Input current | I _{INH(L)} , I _{IN1(L)} , I _{IN2(L)} | - | 25 | 125 | μA | $V_{\rm IN1}, V_{\rm IN2}, V_{\rm INH} = 0.4 \text{ V}$ | |
| Curren | nt Sense | • | -1 | | • | | | |
| 6.4.6 | Current sense ratio in static on-condition $k_{ILIS} = I_L / I_{IS}$ | k _{ILIS} | 2 1.7 1.5 | 3.1 3.1 3.1 | 4.2 4.6 5 | 10 ³ | $R_{IS} = 1 k\Omega$ $I_L = 6 A$ $I_L = 2 A$ $I_L = 1 A$ | |
| 6.4.7 | Differential Current sense ratio in static on-condition $dk_{ILIS} = dI_L / dI_{IS}$ | dk _{ILIS} | 2 | 3.1 | 4.2 | 10 ³ | $R_{\rm IS} = 1 \ {\rm k}\Omega$ $I_{\rm L} > 0.5 \ {\rm A}$ | |
| 6.4.8 | Maximum analog sense current - Sense current in fault condition | I _{IS(lim)} | 4.25 | 5 | 7 | mA | $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 1 k Ω | |
| 6.4.9 | Isense leakage current | I _{ISL} | - | - | 1 | μA | $V_{\rm IN1} = V_{\rm IN2} = 0$ V, no error detected | |
| 6.4.10 | Isense leakage current, active high side switch | I _{ISH} | - | 1 | 100 | μA | $V_{\rm IN1}$ or $V_{\rm IN2}$ = 5 V $I_{\rm L}$ = 0 A | |

1) Not subject to production test, specified by design.



Application Information

7 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 15 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

7.1 Application and Layout Considerations

Due to the fast switching times for high currents, special care has to be taken during the PCB layout. Stray inductances have to be minimized in the power bridge design as it is necessary in all switched high power bridges. The BTM7742G has no separate pin for power ground and logic ground. Therefore it is recommended to ensure that the offset between power ground and logic ground pins of the device is minimized. It is also necessary to ensure that all VS pins are at the same voltage level. Therefore the VS pins need to be shorted together. Voltage differences between the VS pins may cause parameter deviations (such as reduced current limits and current sense ratio (kilis)) up to a latched shutdown of the device with error signal on the IS pin, similar to overtemperature shutdown.

Due to the fast switching behavior of the device in current limitation mode or overvoltage lock out a low ESR electrolytic capacitor C_s of at least 100 µF from VS to GND is recommended. This prevents destructive voltage peaks and drops on VS. This is recommended for both PWM and non PWM controlled applications. The value of the capacitor must be verified in the real application.

In addition a ceramic capacitor $C_{\rm sc}$ from VS to GND close to each device is recommended to provide current for the switching phase via a low inductance path and therefore reducing noise and ground bounce. A reasonable value for this capacitor would be about 470 nF.



Application Information

It is recommended to do the freewheeling in the low side path to ensure a proper function and avoid unintended overtemperature detection and shutdown. For proper operation it is also recommended to put a pull-down resistor R_{Dx} on each output OUTx to GND with a value in the range of e.g. 1...10 k Ω . These resistors can also be used for open load detection.

Considerations for Open Load Detection Mode

As mentioned in **Chapter 6.4.1** both high side switches can be switched on independently while all other switches are off. This will be realized by setting the corresponding IN signal to high while INH and the other IN are low.

| Device State | Inputs | | | Outpu | uts | | Mode | | |
|---------------------|--------|-----|-----|-------|-----|-----|------|----------------------|---------------------|
| | INH | IN1 | IN2 | HS1 | LS1 | HS2 | LS2 | IS | |
| Open-Load detection | 0 | 0 | 1 | OFF | OFF | ON | OFF | CS HS2 ¹⁾ | HS2 active |
| mode | 0 | 1 | 0 | ON | OFF | OFF | OFF | CS HS1 ¹⁾ | HS1 active |
| | 0 | 1 | 1 | ON | OFF | ON | OFF | CS ²⁾ | both HSx are active |

1) Previous current sense assignment to be reset by IN1=IN2=low and both high side switches off (see Chapter 6.4.3)

2) When both high side switches are in on state, the CS provides the sense signal for the high side switch, which has been turned on at first.


Together with the recommended pull-down resistors on the outputs OUTx to GND this provides the possibility to do an open load detection in H-bridge configuration.

In case of one high side is active while the other half bridge is off (HS off and LS off) a current of up to 2mA will be sourced out of the OUT of the high ohmic half bridge. This has to be considered while choosing the right value of the pull-down resistor.



Package Outlines

8 Package Outlines





Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.

Dimensions in mm



Revision History

9 Revision History

| Revision | Date | Changes |
|----------|------------|----------------------------|
| 1.0 | 2010-05-28 | Initial version Data Sheet |

Edition 2010-05-28

Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9