

General Description

The MAX2079 fully integrated octal ultrasound receiver is optimized for high channel count, high-performance portable and cart-based ultrasound systems. The easyto-use integrated receiver allows the user to achieve high-end 2D and Doppler imaging capability using substantially less space and power. The highly compact low-noise amplifier (LNA), variable-gain amplifier (VGA), anti-alias filter (AAF), analog-to-digital converter (ADC), and digital highpass filter (HPF) achieve an ultra-low 2.8dB noise figure at R_S = R_{IN} = 200 Ω with a very low 120mW per channel power dissipation at 50Msps. The full receive channel has been optimized for secondharmonic imaging with an exceptional 76dBFS SNR over a 2MHz bandwidth, and -70dBc second-harmonic distortion at $f_{RF} = 5$ MHz over the full receiver gain range. Near-carrier dynamic range has also been optimized for exceptional pulsed and color-flow Doppler performance under high-clutter conditions. The bipolar front-end and CMOS ADC achieve an exceptional near-carrier SNR of 137dBFS/Hz at 1kHz from a 5MHz tone for excellent lowvelocity Doppler sensitivity.

The device also includes an octal CWD beamformer for a full Doppler solution. Separate mixers for each channel are available for optimal CWD sensitivity.

The MAX2079 octal ultrasound front-end is available in a small, 10mm x 10mm, CTBGA package and is specified over the 0° C to +70 $^{\circ}$ C temperature range.

Applications

Medical Ultrasound Imaging Sonar

Benefits and Features

- ◆ Minimizes PCB Area and Design Cost \diamond 8 Full Channels of LNA, VGA, AAF, 12-Bit ADC, Digital HPF and CWD Mixer Beamformer in a Small, 10mm x 10mm CTBGA Package
- ♦ Improves System Sensitivity \diamond Ultra-Low Full-Channel Noise Figure of 2.8dB at R_S = R_{IN} = 200 Ω
- ♦ Improves System Dynamic Range
	- \diamond 76dBFS Image Path SNR Over 2MHz Bandwidth at $f_{RF} = 5MHz$
	- \Diamond 137dBFS/Hz Image Path SNR at 1kHz Offset from $f_{RF} = 5MHz$
- ♦ Consumes Less Power \diamond Ultra-Low Power of Only 120mW per Full Channel in Imaging Mode at 50Msps
- ◆ Selectable Active Input Impedance Matching of 50 Ω , 100 Ω , 200 Ω , and 1k Ω
- ◆ Programmable VGA Output Clamp
- S Integrated Selectable 3-Pole 9MHz, 10MHz, 15MHz, and 18MHz Butterworth Anti-Alias Filter
- \triangle Programmable, Digital Highpass, 2-Pole Filter
- ◆ Serial LVDS Digital Outputs
- ◆ Fast Recovery Low-Power Modes (< 2µs)
- ◆ Separate Channel I/Q CWD Mixers for Improved Dynamic Range and Sensitivity

[Ordering Information appears at end of data sheet.](#page-47-0)

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX2079.related.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Absolute Maximum Ratings

OUT+/-, SDIO, SCLK, CS, CLKOUT+/-, FRAME+/-, SHDN, CWD to GND \dots -0.3V to the lower of (V_{OVDD} + 0.3V) and +2.1V CI+/-, CQ+/-, V_{CC5}, V_{CC3}, AVDD/OVDD, V_{REF} analog and digital control signals must be applied in this order. Input Differential Voltage...............................2.0VP-P differential Continuous Power Dissipation ($T_A = +70^{\circ}C$) 144-Bump CTBGA (derate 33.3mW/°C above +70°C)....3200mW Operating Case Temperature Range (Note 1)....0°C to +70°C Junction Temperature ...+150NC Storage Temperature Range...............................-40°C to +150°C Soldering Temperature (reflow)+260NC

Note 1: T_C is the temperature on the bump of the package. T_A is the ambient temperature of the device and PCB.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional opera*tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute *maximum rating conditions for extended periods may affect device reliability.*

Package Thermal Characteristics (Note 2)

Junction-to-Ambient Thermal Resistance (θ_{JA})25°C/W Junction-to-Case Thermal Resistance (θ JC)..................7.7°C/W

Octal Ultrasound Front-End Specifications DC Electrical Characteristics—VGA Mode (CWD Beamformer Off)

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0^{\circ}C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 0, LOON = 0, f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $V_{\text{GC+}}$ - $V_{\text{GC-}}$ = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC ELECTRICAL CHARACTERISTICS—VGA MODE (CWD Beamformer Off) (continued)

(VREF = 2.5V, V_{CC3} = 3.13V to 3.47V, V_{CC5} = 4.5V to 5.25V, V_{AVDD} = V_{OVDD} = 1.7V to 1.9V, T_A = 0°C to +70°C, V_{GND} = 0V, SHDN = 0, $CWD = 0$, $LOON = 0$, $f_{RF} = 5MHz$, $50mV_{P-P}$, ADC $f_{CLK} = 50Msps$, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $V_{\text{GC+}}$ - $V_{\text{GC-}}$ = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

AC Electrical Characteristics—VGA Mode (CWD Beamformer Off)

(V_{REF} = 2.5V, V_{CC3} = 3.13V to 3.47V, V_{CC5} = 4.5V to 5.25V, V_{AVDD} = V_{OVDD} = 1.7V to 1.9V, T_A = 0°C to +70°C, V_{GND} = 0V, SHDN = 0, CWD = 0, LOON = 0, f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, V_{GC+} - V_{GC-} = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

AC ELECTRICAL CHARACTERISTICS—VGA MODE (CWD Beamformer Off) (continued)

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0^{\circ}C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 0, LOON = 0, f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, V_{GC+} - V_{GC-} = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

AC ELECTRICAL CHARACTERISTICS—VGA MODE (CWD Beamformer Off) (continued)

(VREF = 2.5V, V_{CC3} = 3.13V to 3.47V, V_{CC5} = 4.5V to 5.25V, V_{AVDD} = V_{OVDD} = 1.7V to 1.9V, T_A = 0°C to +70°C, V_{GND} = 0V, SHDN = 0, $CWD = 0$, $LOON = 0$, $f_{RF} = 5MHz$, $50mV_{P-P}$, ADC $f_{CLK} = 50Msps$, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $V_{\text{GC+}}$ - $V_{\text{GC-}}$ = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

DC Electrical Characteristics—CWD Mode (VGA, AAF, and ADC Off)

(V_{REF} = 2.5V, V_{CC3} = 3.13V to 3.47V, V_{CC5} = 4.5V to 5.25V, V_{AVDD} = V_{OVDD} = 1.7V to 1.9V, T_A = 0°C to +70°C, V_{GND} = 0V, SHDN = 0, CWD = 1, LOON = 1, R_{IN} = 200 Ω , high LNA gain, CI+, CI-, CQ+, CQ- pulled up to +11V through four separate 0.1% 120 Ω resistors. No RF signals applied. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)

DC ELECTRICAL CHARACTERISTICS—CWD MODE (VGA, AAF, and ADC Off) (continued)

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0°C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 1, LOON = 1, R_{IN} = 200 Ω , high LNA gain, CI+, CI-, CQ+, CQ- pulled up to +11V through four separate 0.1% 120 Ω resistors. No RF signals applied. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)

AC Electrical Characteristics—CWD Mode (VGA, AAF, and ADC Off)

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0°C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 1, SHDN = 0, LOON = 1, R_{IN} = 200 Ω , f_{RF} = 5MHz, Source resistance R_S = 200 Ω , CI+, CI-, CQ+, CQ- pulled up to +11V through four separate 0.1% 120Ω resistors). The rise/fall time of the LVDS clock driving LO+/LO- is required to be 0.5ns, reference noise less than 10nV/ \sqrt{Hz} from 1kHz to 20MHz (Note 10). Typical values are at V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 3)

Electrical Characteristics—Clock and Timing

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0^{\circ}C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 0, LOON = 0. f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $V_{\text{GC+}}$ - $V_{\text{GC-}}$ = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

ELECTRICAL CHARACTERISTICS—CLOCK AND TIMING (continued)

 $(V_{REF} = 2.5V, V_{CC3} = 3.13V$ to 3.47V, $V_{CC5} = 4.5V$ to 5.25V, $V_{AVDD} = V_{OVDD} = 1.7V$ to 1.9V, $T_A = 0^{\circ}C$ to +70°C, $V_{GND} = 0V$, SHDN = 0, CWD = 0, LOON = 0. f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} - V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{REF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, $V_{\text{GC+}}$ - $V_{\text{GC-}}$ = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

ELECTRICAL CHARACTERISTICS—CLOCK AND TIMING (continued)

(V_{REF} = 2.5V, V_{CC3} = 3.13V to 3.47V, V_{CC5} = 4.5V to 5.25V, V_{AVDD} = V_{OVDD} = 1.7V to 1.9V, T_A = 0°C to +70°C, V_{GND} = 0V, SHDN = 0, $CWD = 0$, $LOON = 0$. f_{RF} = 5MHz, 50mV_{P-P}, ADC f_{CLK} = 50Msps, digital HPF set to 60/64, two poles, 15/16 digital gain, V_{GC+} V_{GC} = -3V (minimum gain), high LNA gain. Typical values are at V_{RFF} = 2.5V, V_{CC3} = 3.3V, V_{CC5} = 4.75V, V_{AVDD} = V_{OVDD} = 1.8V, V_{GC+} - V_{GC-} = 0V, T_A = +25°C, unless otherwise noted.) (Note 3)

- **Note 3:** Minimum and maximum limits at $T_A = +25^\circ\text{C}$ and $+70^\circ\text{C}$ are guaranteed by production test. Specifications for T_A < +25°C are guaranteed by design and/or characterization.
- Note 4: Noise performance of the device is dependent on the noise contribution from V_{RFF}. Use a low-noise supply for V_{RFF}.
- Note 5: This response time does not include the CW output highpass filter. When switching to VGA mode, the CW outputs stop drawing current and the output voltage goes to the rail. If a highpass filter is used, the recovery time can be excessive and a switching network is recommended.
- Note 6: Specifications are guaranteed by design and characterization.
- Note 7: See [Figure 22](#page-45-0) in the *[Ultrasound-Specific IMD3 Specification](#page-45-1)* section.
- Note 8: The LVDS CWD LO inputs are DC-coupled. See the *CWD Beamformer Programming and Clocking* section for details of LO startup synchronization.
- **Note 9:** An external 100 Ω resistor terminates the LVDS differential signal path (LO+, LO-).
- Note 10: The reference input noise is given for 8 channels, knowing that the reference-noise contributions are correlated in all 8 channels. If more channels are used, the reference noise must be reduced to get the best noise performance.
- Note 11: Total on-chip power dissipation is calculated as $P_{DISS} = V_{CC5} \times I_{CC5} + V_{CC3} \times I_{CC3} + V_{AVDD} \times I_{AVDD} + V_{OVDD} \times I_{OVDD}$ + V_{RFF} x I_{RFF} + $[11V - (I_{11V}/4) \times 120]$ x I_{11V} . Additional power is dissipated through the off-chip 120 Ω load resistors.

Note 12: Mixer output-voltage compliance is the range of acceptable voltages allowed on the CW mixer outputs. Note 13: Transconductance is defined as the differential output current at baseband for each individual (I or Q) mixer output, divided by the single-ended RF input voltage directly on a single LNA input pin (INj). This can be calculated as g_{ml} = $(I_{Cl+} - I_{Cl-})/V_{\vert N\vert}$ and $g_{\vert N\vert Q} = (I_{CQ+} - I_{CQ-})/V_{\vert N\vert}$; or equivalently as $g_{\vert N\vert} = (V_{Cl+} - V_{Cl-})/(R_{L} \times V_{\vert N\vert})$ and $g_{\vert N\vert Q} = (I_{CQ+} - I_{CQ-})/V_{\vert N\vert}$ $(R_L \times V_{N_i})$ (where j = 1, 2, ...8 is a specific channel number, INj is a single LNA input pin, and R_L is the load resistance on each individual mixer output pin).

CWD LOON (LO On/Off) Timing Detail

Typical Operating Characteristics

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

Maxim Integrated 11

Typical Operating Characteristics (continued)

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

Typical Operating Characteristics (continued)

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

Maxim Integrated 13

Typical Operating Characteristics (continued)

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

Maxim Integrated **14** and 14 and 15 and 16 and 16 and 16 and

Typical Operating Characteristics (continued)

TIME (μs)

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

OUTPUT (dBFS)

Typical Operating Characteristics (continued)

(Typical values are at VREF = 2.5V, VCC3 = 3.3V, VCC5 = 4.75V, VAVDD = VOVDD = 1.8V, VGC+ - VGC- = 0V, TA = +25°C, unless otherwise noted.) (Note 3)

MAGNITUDE RESPONSES vs. FREQUENCY— TWO CASCADED SECTIONS (HPF1 + HPF2)

Bump Configuration

Bump Description

Bump Description (continued)

Bump Description (continued)

Functional Diagram

Maxim Integrated 21

Detailed Description

Modes of Operation

The device requires programming before it can be used. The operating modes are controlled by 17 8-bit registers (00h to 10h). [Table 3](#page-34-0) shows the functions of these programming registers.

Low-Noise Amplifier (LNA)

Each of the device's LNAs is optimized for excellent dynamic range and linearity performance characteristics, making it ideal for ultrasound imaging applications. When the LNA is placed in low-gain mode, the input resistance (R_{IN}) , being a function of the gain A $(R_{IN} = R_F/(1 + A))$, increases by a factor of approximately 2. Consequently, the switches that control the feedback resistance (R_{FB}) have to be changed. For instance, the 100 Ω mode in high gain becomes the 200 Ω mode in low gain (see [Table 30\)](#page-41-0).

Variable-Gain Amplifier (VGA)

The device's VGAs are optimized for high linearity, high dynamic range, and low output-noise performance, all of which are critical parameters for ultrasound imaging applications. Each VGA path includes circuitry for adjusting analog gain, as well as an output buffer with differential output ports that drive the AAF and ADC. The VGA gain can be adjusted through the differential gain-control input (GC+ and GC-). Set the differential gain control input voltage at -3V for minimum gain and +3V for maximum gain. The differential analog control common-mode voltage is 1.65V (typ).

Overload Recovery

The device is also optimized for quick overload recovery for operation under the large input-signal conditions that are typically found in ultrasound input-buffer imaging applications. See the *[Typical Operating Characteristics](#page-10-0)* for an illustration of the rapid recovery time from a transmit-related overload.

Dynamic offsets or DC offsets in the device can be removed by enabling the digital HPF function contained within the ADC. The unique structure of the digital HPF allows for the removal of up to ± 117 mV of dynamic or static DC offset, without reducing the dynamic range of the ADC.

Octal Continuous-Wave (CW) Mixer

The device CW mixers are designed using an active double-balanced topology. The mixers achieve high dynamic range and high-linearity performance, with exceptionally low thermal and jitter noise, ideal for ultrasound CWD signal reception.

The octal array exhibits quadrature and in-phase differential current outputs (CQ+, CQ-, CI+, CI-) to produce the total CWD beamformed signal. The maximum differential current output is typically 3mA_{P-P} and the mixer output-compliance voltage ranges from 4.5V to 12V.

Each mixer can be programmed to 1 of 16 phases; therefore, 4 bits are required for each channel for programming.

Each CW channel can be programmed to an off state by setting bit CW_SHDN_CHn to 1. The power-down mode (SHDN) line overrides this soft shutdown.

After the serial shift registers have been programmed, the \overline{CS} signal, when going high, loads the phase information in the form of 5 bits per channel into the I/Q phase divider/selectors. This presets the dividers, selecting the appropriate mixer phasing. See [Table 40](#page-43-0) for mixer phase configurations.

CW Mixer Output Summation

The outputs from the octal-channel mixer array are summed internally to produce the total CWD summed beamformed signal. The octal array produces eight differential quadrature (Q) outputs and eight differential in-phase (I) outputs. All quadrature and in-phase outputs are summed into single I and Q differential current outputs (CQ+, CQ-, CI+, CI-).

CWD beamforming is achieved using a single 8 x LO high-frequency master clock that is divided down to the CWD frequency using internal dividers. The beamformer provides λ/16 resolution with an 8 x LO clock using both edges of the clock, assuming a 50% duty cycle. An easily available low-phase-noise 200MHz master clock can therefore be used to generate the necessary CWD frequencies with adequate resolution.

LO Phase Select

The LO phase dividers can be programmed through the shift registers to allow for 16 quadrature phases for a complete CW beamforming solution.

Figure 1. CWD Analog Front-End Beamformer Simplified Block Diagram

VGA and CW Mixer Operation

During normal operation, the device is configured so that either the VGA path is enabled while the mixer array is powered down (VGA mode), or the quadrature mixer array is enabled while the VGA path is powered down (CW mode). For VGA mode, set CWD to a logic-high, and for CW mode, set CWD to a logic-low.

External Voltage Reference

Connect an external, low-noise, +2.5V reference to the VRFF pin. Bypass VRFF to ground with a 0.1μ F capacitor as close as possible to the device. The device noise performance is dependent on the external noise at V_{BFE} .

ADC Clock Input

The input clock interface provides for flexibility in the requirements of the clock driver. The device accepts a fully differential clock or single-ended logic-level clock. The device is specified for an input sampling 25MHz to 50MHz frequency range. By default, the internal phase-locked loop (PLL) is configured to accept input clock frequencies from 39MHz to 50MHz. The PLL is programmed through the PLL Sampling Rate register (00h, [Table 4\)](#page-34-1). [Table 5](#page-34-2) details the complete range of PLL sampling frequency settings.

For differential clock operation, connect a differential clock to the CLKIN+ and CLKIN- inputs. The input

Figure 2. CWD Output Beamforming Example

common mode is established internally to allow for AC-coupling. The self-biased input common-mode voltage defaults to 1.2V. The differential clock signal can also be DC-coupled if the externally established common-mode voltage is constrained to the specified clock input common-mode range of 1V to 1.4V. A differential input termination of 100 Ω can be switched in by programming the CLKIN Control register (04h[4], [Table 19](#page-39-0)).

For single-ended operation, connect CLKIN- to GND and drive the CLKIN+ input with a logic-level signal. When the CLKIN- input is grounded (or pulled below the threshold of the clock-mode detection comparator), the differential-to-single-ended conversion stage is disabled and the logic-level inverter path is activated. The input common-mode self-bias is disconnected from CLKIN+, and provides a weak pullup bias to AVDD for CLKINduring single-ended clock operation.

Figure 3. Digital Highpass Filter

Figure 4. Simplified Clock Input Schematic

Power-Down and Low-Power Mode

The device can also be powered down with the SHDN pin. Set SHDN to +1.8V to place the device in powerdown mode. In power-down mode, the device draws a total supply current less than $1\mu A$ from the 5V and 3.3V supplies, and less than 0.4mA from the 1.8V supplies. Set SHDN to logic-low for normal operation.

A low-power mode is available to lower the required power for CWD operation. When selected, the complex mixers operate at lower quiescent currents. Note that operation in this mode slightly reduces the dynamic performance of the device. [Table 6](#page-35-0) shows the logic function of the standard operating modes.

In addition to power-down mode, the device can be placed into a reduced-power Standby or Nap mode, which allows for rapid power-up in VGA mode. Nap mode is accessable by setting the SHDN pin to +1.8V, with the ADC_NAP_SHDN1 and AFE_NAP_SHDN1 registers set to 1 (see [Table 6\)](#page-35-0). Nap mode is not meant to be used in conjunction with CWD mode; valid CWD power states are normal CWD low-power and power-down modes. Although no device damage occurs, programming the device for Nap mode and setting the SHDN pin high can create invalid signal outputs in CWD mode.

Programmable, Digital Highpass 2-Pole Filter

Digital Highpass Filter Characteristics

This digital HPF is implemented as the cascade of two identical first-order highpass IIR filter sections. Each section implements the difference equation:

Where $x[n]$ is the input and $y[n]$ is the output. The highpass 3dB corner frequency is established by the filter coefficient (R). Each section can be independently programmed to one of 10 possible values or placed into bypass mode. The available filter coefficient values and corresponding cutoff frequency are given in [Table 1](#page-25-0).

 $y[n] = R \times y[n - 1] + x[n] - x[n - 1]$

Table 1. Digital Filter Cutoff-Frequency Setting

Figure 5. Digital HPF Magnitude Frequency Response (1 Stage)

Figure 6. Digital HPF Magnitude Frequency Response (1 Stage)

Figure 7. Digital HPF Phase Frequency Response (1 Stage) Figure 7a. Digital HPF Group-Delay Frequency Response (1 Stage)

Figure 8. Digital HPF Impulse-Time Response (1 Stage)

Figure 10. Digital HPF Magnitude-Frequency Response (2 Stage)

Figure 9. Digital HPF Impulse-Time Response (1 Stage)

Figure 11. Digital HPF Magnitude-Frequency Response (2 Stage)

Figure 12. Digital HPF Phase Frequency Response (2 Stage)

Figure 14. Digital HPF Impulse-Time Response (2 Stage)

Figure 13. Digital HPF Group-Delay Frequency Response (2 Stage)

Figure 15. Digital HPF Impulse-Time Response (2 Stage)

The digital HPF provides a small-signal gain that depends on the filter coefficient. This effectively reduces slightly the full-scale input range of the ADC. A plot of filter gain vs. filter coefficient is shown in [Figure](#page-29-0) 16. A coarse digital multiplier is incorporated at the output of the filter to provide partial compensation of the digital filter gain.

[Table 2](#page-29-1) provides the recommended gain-compensation settings for different filter cutoff-frequency settings.

Figure 16. Digital HPF Gain vs. Filter Coefficient

Table 2. Gain-Compensation Settings for Different Filter Cutoff-Frequency Settings

**Parts are factory trimmed with this setting. Programming can be changed.*

System Timing Requirements

[Figure 1](#page-30-0)7 shows the relationship between the analog inputs, input clock, frame-alignment output, serial-clock output, and serial-data outputs. The differential ADC input signal is sampled on the rising edge of the applied

clock signal (CLKIN+, CLKIN-), and the resulting data appears at the digital outputs 10.5 clock cycles later. [Figure 18](#page-30-1) provides a detailed, two-conversion timing diagram of the relationship between inputs and outputs.

Figure 17. ADC Timing (Overall)

Figure 18. ADC Timing (Detail)

Figure 19. Serial Output Detailed Timing Diagram

Clock Output (CLKOUT+, CLKOUT-)

The ADC provides a differential clock output that consists of CLKOUT+ and CLKOUT-. As shown in [Figure 1](#page-31-0)9, the serial-output data is clocked out of the device on both edges of the clock output. The frequency of the output clock is six times (6x) the frequency of the input clock. The Output Data Format and Test Pattern/Digital HPF Select register (01h) allows the phase of the clock output to be adjusted relative to the output data frame ([Table 7,](#page-36-0) [Figure 2](#page-36-1)1).

Frame-Alignment Output (FRAME+, FRAME-)

The ADC provides a differential frame-alignment signal that consists of FRAME+ and FRAME-. As shown in [Figure 18](#page-30-1), the rising edge of the frame-alignment signal corresponds to the first bit (D0) of the 12-bit serial-data stream. The frequency of the frame-alignment signal is identical to the frequency of the input clock; however, the duty cycle varies depending on the input clock frequency.

Serial-Output Data (OUT_+, OUT_-)

The ADC provides conversion results through individual differential outputs consisting of OUT_+ and OUT_-. The results are valid 10.5 input clock cycles after a sample is taken. As shown in [Figure 19](#page-31-0), the output data is clocked out on both edges of the output clock, LSB (D0) first (by default). [Figure 1](#page-30-1)8 displays the detailed serial-output timing diagram.

Differential LVDS Digital Outputs

The ADC features programmable, fully differential LVDS digital outputs. By default, the 12-bit data output is transmitted LSB first, in offset binary format. The Output Data Format and Test Pattern/Digital HPF Select register (01h, [Table 7\)](#page-36-0) allows customization of the output bit order and data format. The output bit order can be reconfigured to transmit MSB first, and the output data format can be changed to two's complement. [Table 8](#page-36-2) contains full output data configuration details.

The LVDS outputs feature flexible programming options. First, the output common-mode voltage can be programmed from 0.6V to 1.2V (default) in 200mV steps ([Table 15](#page-38-0)). Use the LVDS Output Driver Level register (02h, [Table 11\)](#page-37-0) to adjust the output common-mode voltage.

The LVDS output driver current is also fully programmable through the LVDS Output Driver Management register (03h, [Table 16](#page-38-1)). By default, the output driver current is set to 3.5mA. The output driver current can be adjusted from 0.5mA to 7.5mA in 0.5mA steps [\(Table 17\)](#page-38-2).

The LVDS output drivers also feature optional internal terminations that can be enabled and adjusted by the LVDS Output Driver Management register (03h, [Table 16](#page-38-1)). By default, the internal output driver termination is disabled. See [Table 18](#page-39-1) for all possible configurations.

Output Driver Level Tests

The LVDS outputs (data, clock, and frame) can be configured to static logic-level test states through the LVDS Output Driver Level register (02h, [Table 11\)](#page-37-0). The complete list of settings for the static logic-level test states can be found in [Tables 12](#page-37-1), 13, and 14.

Data Output Test Patterns

The LVDS data outputs can be configured to output several different, recognizable test patterns. Test patterns are enabled and selected using the Output Data Format and Test Pattern/Digital HPF Select register (01h, [Table 7](#page-36-0)). A complete list of test pattern options are listed in [Table 9](#page-37-2), and custom test pattern details can be found in the Custom Test Pattern registers (07h, 08h, 09h) section (including [Tables 24,](#page-40-0) [27](#page-41-1), and [28](#page-41-2)).

Power Management

The SHDN input is used to toggle between two powermanagement states. Power state 0 corresponds to SHDN $= 0$, while power state 1 corresponds to SHDN $= 1$. The PLL Sampling Rate and Power Management register (00h) and the Channel Power Management registers (05h and 06h) fully define each power-management state. By default, SHDN = 1 shuts down the device, and SHDN = 0 returns the ADCs to full-power operation. Use of the SHDN input is not required for power management.

For either state of SHDN, complete power-management flexibility is provided, including individual ADC channel power-management control, as well as the option of which reduced power-mode to utilize in each power state. The reduced-power modes available are

sleep mode and nap mode. The device cannot enter either of these states unless no ADC channels are active in the current power state [\(Table 6](#page-35-0)).

In nap mode, the reference, duty-cycle equalizer, and clock-multiplier PLL circuits remain active for rapid wakeup time. In nap mode, the externally applied clock signal must remain active for the duty-cycle equalizer and PLL to remain locked. Typical wake-up time from nap mode is 2 μs .

In sleep mode, all circuits are turned off except for the bandgap voltage-generation circuit. All registers retain previously programmed values during sleep mode. Typical wake-up time from sleep mode is 2ms (typ).

Power-On and Reset

The user-programmable register default settings and other factory-programmed settings are stored in a nonvolatile memory. Upon device power-up, these values are loaded into the control registers. The operation occurs after the application of a valid supply voltage to AVDD and OVDD, and the presence of an input clock signal. The user-programmed register values are retained as long as the AVDD and OVDD voltages are applied.

A reset condition overwrites all user-programmed registers with the factory-default values. The reset condition occurs on power-up and can be initiated while powered with a software write command (write 5Ah) through the serial-port interface to the Special Function register (10h). The reset time is proportional to the ADC clock period and requires 415us at 50Msps.

Power-Down and Low-Power (Nap) Mode and Channel Selection

The SHDN pin is a toggle switch between any two powermanagement states. In most cases, the $SHDN = 0$ state is on, and the $SHDN = 1$ state is off. However, complete flexibility is provided, allowing the user to toggle between active and nap, active and sleep, etc. Nap mode is defined as a reduced-power state with rapid wake-up time on the order of 2 μ s. Sleep mode is a very-low-power mode (~1mW) with a much longer wake-up time on the order of 2ms. The serial port and programmable registers remain active during nap and sleep modes.

CHn ON SHDN0 $n = [1:8]$

- 1 Channel n is on when the SHDN pin is low.
- 0 Channel n is off when the SHDN pin is low.

CHn_ON_SHDN1 n = [1:8]

- 1 Channel n is on when the SHDN pin is high.
- 0 Channel n is off when the SHDN pin is high.

ADC_NAP_SHDN0

- 1 ADC in nap mode when all channels are off, or the CWD pin is high and the SHDN pin is low.
- 0 ADC in sleep mode when all channels are off, or the CWD pin is high and the SHDN pin is low.

ADC_NAP_SHDN1

- 1 ADC in nap mode when all channels are off, or the CWD pin is high and the SHDN pin is high.
- 0 ADC in sleep mode when all channels are off, or the CWD pin is high and the SHDN pin is high.

AFE_NAP_SHDN0

- 1 AFE in nap mode when all channels are off and the SHDN pin is low.
- 0 AFE in sleep mode when all channels are off and the SHDN pin is low.

AFE_NAP_SHDN1

- 1 AFE in nap mode when all channels are off and the SHDN pin is high.
- 0 AFE in sleep mode when all channels are off and the SHDN pin is high.

3-Wire Serial Peripheral Interface (SPI)

The ADC operates as a slave device that sends and receives data through a 3-wire SPI interface. A master device must initiate all data transfers to and from the device. The device uses an active-low SPI chipselect input (\overline{CS}) to enable communication with timing controlled through the externally generated SPl clock input (SCLK). All data is sent and received through the bidirectional SPI data line (SDIO). The device has 16 user-programmable control registers and one specialfunction register, which are accessed and programmed through this interface.

SPI Communication Format

[Figure 2](#page-33-0)0 shows an ADC SPI communication cycle. All SPI communication cycles are made up of 2 bytes of data on SDIO and require 16 clock cycles on SCLK to be completed. To initiate an SPI read or write communication cycle, CS must first transition from a logic-high to a logic-low state. While $\overline{\text{CS}}$ remains low, serial data is clocked in from SDIO on rising edges of SCLK, and clocked out (for a read) on the falling edges of SCLK. When \overline{CS} is high, the device does not respond to SCLK transitions, and no data is read from or written to SDIO. CS must transition back to logic-high after each read/ write cycle is completed.

The first byte transmitted on SDIO is always provided by the master. The ADC (slave device) clocks in the data from SDIO on each rising edge of SCLK. The first bit received selects whether the communication cycle is a read or a write. Logic 1 selects a read cycle, while logic 0 selects a write cycle. The next 7 bits (MSB first) are the register address for the read or write cycle. The address can indicate any of the 16 user-programmable control registers (00h to 0Fh), or the special-function register (10h, write only). Attempting to read/write with any other address has no effect [\(Table 3](#page-34-0)).

The second byte on SDIO is sent to the ADC in the case of a write, or received from the ADC in the case of a read. For a write command, the device continues to clock in the data on SDIO on each rising edge of SCLK. In the case of a read command, the device writes data to SDIO on each falling edge of SCLK. The data byte is transmitted and received MSB first in both cases. The detailed SPI timing requirements are shown in [Figure 2](#page-33-0)0.

Figure 20. SPI Timing Diagram

Table 3. User-Programmable ADC Control Registers

Table 4. PLL Sampling Rate and Power Management (00h)

Table 5. PLL Frequency-Control Settings (00h[6:4])

 X = Don't care.

Table 6. Power-Management Programming

 X = Don't care.

Table 7. Output Data Format and Test Pattern/Digital HPF Select (01h)

Table 8. LVDS Output Data Format Programming

Figure 21. Output Clock Phase

Table 9. Test Pattern Programming and Digital Highpass Filter Selection

 X = Don't care.

Custom Test Pattern

When custom test pattern is selected (TEST_PATTERN[2:0] = 010), the output alternates between BITS_CUSTOM1[11:0] and BITS_CUSTOM2[11:0]. If a single repeating word is desired, program BITS_CUSTOM2[11:0] to the same value as BITS_CUSTOM1[11:0].

Table 10. Pseudorandom Data Test Pattern

(When custom test pattern is selected (TEST_PATTERN[2:0] = 100) the output is a short (29) PN sequence. A long (2²³) sequence output is provided when TEST_PATTERN[2:0] = 101.)

Table 11. LVDS Output Driver Level (02h)

Table 12. Test Data (OUT_) Level Programming

 X = Don't care.

Table 13. Test CLKOUT_ Level Programming

 X = Don't care.

Table 14. Test FRAME Level Programming

 X = Don't care.

Table 15. LVDS Output Common-Mode Voltage Adjustment

Table 16. LVDS Output Driver Management (03h)

Table 17. LVDS Output Drive Current Configuration

(Selectable LVDS drive current fully selectable from 0.5mA to 7.5mA in 0.5mA increments (3.5mA default). Supports ANSI-644 and IEEE 1596.3.)

Table 18. LVDS Output Driver Internal Termination Configuration

Table 19. CLKIN Termination Control (04h)

Bit 0

Clock Input Termination

Always program this bit to 0.

CLKIN_TERM = 0: 100 Ω not selected.

CLKIN_TERM = 1: Switches in 100 Ω across differential clock inputs.

Table 20. Channel Power Management: SHDN0 (05h)

Table 21. Channel Power Management: SHDN1 (06h)

Table 22. Digital Highpass Filter Control Coefficients (07h; If TEST_DATA 01[4] = 0)

Table 23. Digital Highpass Filter Configuration

Table 24. Custom Test Pattern 1 (07h; If TEST_DATA 01[4] = 1)

Table 25. Digital Highpass Filter Attenuation (08h; If TEST_DATA 01[4] = 0)

Table 26. Digital Highpass Filter Attenuation

MAX2079

Low-Power, High-Performance, Fully Integrated Octal Ultrasound Receiver (Octal LNA, VGA, AAF, ADC, and CWD Beamformer)

Table 27. Custom Test Pattern 2 (08h; If TEST_DATA 01[4] = 1)

Table 28. Custom Test Pattern 3 (09h)

Table 29. AFE Settings (0Ah)

Table 30. AFE Input Impedance and LNA Gain Control

 X = Don't care.

Table 31. AFE Filter Bandwidth Control

Table 32. CWD Power Mode Table 33. VGA Output Clamp Control

Table 34. CW Beamformer 1 (0Bh)

Table 35. CW Beamformer 2 (0Ch)

Table 36. CW Beamformer 3 (0Dh)

Table 37. CW Beamformer 4 (0Eh)

Table 38. CW Beamformer 5 (0Fh)

CW Doppler Mode Control

CW_SHDN_CHn is set to 0 in normal operation (default). Set it to 1 for power-down channel n when in CW Doppler mode.

Note: The transfer data to AFE procedure described in the *[AFE Programming and Data Transfer](#page-44-0)* section should be performed twice when setting any CW_SHDN_CHn bits from 0 to 1 to enable a CW Doppler channel(s). This procedure only applies to the CW_SHDN_CHn bits; all other bits are transferred to the AFE in a single operation.

Table 39. Degree Change by Each Phase Bit

Table 40. Phase Rotation

Table 41. Special Function Register (10h)

Table 42. Status Byte (Reads from 10h)

Table 43. SPI Commands (Writes to 10h)

(All commands are issued by writing SPI address 10h.)

Soft Reset

Software reset allows the user to reset the part through writes to the serial port. A soft reset can be performed by writing the reset code 5Ah to address 10h. Upon initiation of soft reset, the fuse memory is read and loaded into the SPI registers. See the *[3-Wire Serial Peripheral Interface](#page-32-0) [\(SPI](#page-32-0))* section for further detail. The reset is self-clearing, subsequent serial-port write(s) are not needed to clear the reset condition.

AFE Programming and Data Transfer

The internal analog front-end (AFE) and ADC are programmed through a common serial-port interface. There are 48 user-programmable bits in the ADC that store AFE control information. These bits are written to registers 0Ah to 0Fh in the ADC, and transferred to the AFE shift registers when AEh is written to register 10h. The user must provide at least 50 clock cycles on SCLK after this control word is written to complete the data transfer to the AFE. To verify that the data has been transferred to the AFE, poll address 10h until bit 6 is 0. As a final step, write 00h to address 10h. Changes in registers 0Ah to 0Fh do not take effect in the AFE until this transfer is complete.

CWD Beamformer Programming and Clocking

Programming of the CWD beamformer occurs in the following sequence:

- 1) During normal CWD mode, the mixer clock (LO+, LO-) is on. LOON is high.
- 2) Shut off the mixer clock (LO+, LO-) or pull LOON low to start the programming sequence.
- 3) Write the phase and channel shutdown information into the proper control registers.
- 4) Transfer the phase information from the control registers to the AFE (see above) and wait for the write to complete. Turn on the mixer clock and set LOON to high to start beamforming (the AFE shift registers can also be written with the mixer clock running and LOON set low). If turning on the mixer clock source, the clock must turn on such that it starts at the beginning of a mixer clock cycle. A narrow glitch on the mixer clock is not acceptable and could cause metastability in the I/Q phase dividers. If using the LOON control to turn on the mixer clock, the LOON signal must be synchronous to the LO clock, and it must meet the minimum setup time specification.

- 5) To program new CWD phase information, turn off the mixer clock and/or set LOON low and repeat steps 1–5.
- 6) For switching between VGA and CWD modes without reprogramming the SPI registers (fast-mode switching): When changing from CWD mode to VGA mode, nothing needs to be done to maintain the AFE programming settings. When switching from VGA mode to CWD mode, the user must provide a \overline{CS} pulse after the CWD pin goes high to initialize the CWD beamformer phase registers. This pulse must occur 100ns or more after the rising edge of the CWD pin, and must be at least 80ns in width.

Applications Information

Ultrasound-Specific IMD3 Specification

Unlike typical communications applications, the two input tones are not equal in magnitude for the ultrasoundspecific IMD3 two-tone specification. In this measurement, f_1 represents reflections from tissue and f_2 represents reflections from blood. The latter reflections are typically 25dB lower in magnitude. IM3 performance for the device is measured with the smaller tone at -25dBc in order to more accurately resolve the small IM3 products

Figure 22. Ultrasound-Specific IMD3

over the thermal noise floor. The IMD3 product of interest $(f_1 - (f_2 - f_1))$ presents itself as an undesired Doppler error signal in ultrasound applications (see [Figure 2](#page-45-0)2).

Typical Application Circuit

Maxim Integrated **47** and the set of the set o

Chip Information

Package Information

PROCESS: BiCMOS/CMOS

Ordering Information

+*Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.*

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and *max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 49

© 2012 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9