

NCV7321

Stand-alone LIN Transceiver

Description

The NCV7321 is a fully featured local interconnect network (LIN) transceiver designed to interface between a LIN protocol controller and the physical bus. The transceiver is implemented in I3T technology enabling both high-voltage analog circuitry and digital functionality to co-exist on the same chip.

The NCV7321 LIN device is a member of the in-vehicle networking (IVN) transceiver family. It is designed to work in harsh automotive environment and is qualified following the TS16949 flow.

The LIN bus is designed to communicate low rate data from control devices such as door locks, mirrors, car seats, and sunroofs at the lowest possible cost. The bus is designed to eliminate as much wiring as possible and is implemented using a single wire in each node. Each node has a slave MCU-state machine that recognizes and translates the instructions specific to that function. The main attraction of the LIN bus is that all the functions are not time critical and usually relate to passenger comfort.

Features

- General
 - ◆ SOIC-8 Green package (Pb-Free)
- LIN-Bus Transceiver
 - ◆ LIN Compliant to Specification Revision 2.0 and 2.1 (Backwards Compatible to Version 1.3) and J2602
 - ◆ Bus Voltage ± 45 V
 - ◆ Transmission Rate 1 kbps to 20 kbps
- Protection
 - ◆ Thermal Shutdown
 - ◆ Indefinite Short-Circuit Protection on Pins LIN and WAKE Towards Supply and Ground
 - ◆ Load Dump Protection (45 V)
 - ◆ Bus Pins Protected Against Transients in an Automotive Environment
- EMI Compatibility
 - ◆ Integrated Slope Control
- Modes
 - ◆ Normal Mode: LIN Transceiver Enabled, Communication via the LIN Bus is Possible, INH Switch is On
 - ◆ Sleep Mode: LIN Transceiver Disabled, the Consumption from V_{BB} is Minimized, INH Switch is Off
 - ◆ Standby Mode: Transition Mode reached either after Power-up or after a Wake-up Event, INH Switch is on
 - ◆ Wake-up Bringing the Component from Sleep Mode into Standby Mode is Possible either by LIN Command or a Digital Signal on WAKE Pin (e.g. External Switch)
- These are Pb-Free Devices




ON Semiconductor®

<http://onsemi.com>




SOIC-8
CASE 751

PIN ASSIGNMENT



DEVICE MARKING INFORMATION



NV7321-0 = NCV7321D10
NV7321-1 = NCV7321D11
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

KEY TECHNICAL CHARACTERISTICS AND OPERATING RANGES

Table 1. KEY TECHNICAL CHARACTERISTICS AND OPERATING RANGES

| Symbol | Parameter | Min | Typ | Max | Unit |
|---------------------|--|-----|-----|-----------------|------|
| V _{BB} | Nominal Battery Operating Voltage (Note 1) | 5 | 12 | 27 | V |
| | Load Dump Protection | | | 45 | |
| I _{BB_SLP} | Supply Current in Sleep Mode | | | 20 | μA |
| V _{LIN} | LIN Bus Voltage | -45 | | 45 | V |
| V _{WAKE} | Operating DC Voltage on WAKE Pin | 0 | | V _{BB} | V |
| | Maximum Rating Voltage on WAKE Pin | -35 | | 45 | V |
| V _{INH} | Operating DC Voltage on INH Pin | 0 | | V _{BB} | V |
| V _{Dig_IO} | Operating DC Voltage on Digital IO Pins (EN, RxD, TxD) | 0 | | 5.5 | V |
| T _J | Junction Thermal Shutdown Temperature | | 165 | | °C |
| T _{amb} | Operating Ambient Temperature | -40 | | +125 | °C |
| V _{ESD} | Electrostatic Discharge Voltage (all pins) Human Body Model (Note 2) | -4 | | +4 | kV |
| | Version NCV7321D11; no filter on LIN | -13 | | +13 | kV |
| | Electrostatic Discharge Voltage (LIN) System Human Body Model (Note 3) | | | | |

- Below 5 V on V_{BB} in normal mode, the bus will either stay recessive or comply with the voltage level specifications and transition time specifications as required by SAE J2602. It is ensured by the battery monitoring circuit. Above 27 V on V_{BB}, LIN communication is operational (LIN pin toggling) but parameters cannot be guaranteed. For higher battery voltage operation above 27 V, LIN pull-up resistor must be selected large enough to avoid clamping of LIN pin by voltage drop over external pull-up resistor and LIN pin min current limitation.
- Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor conform to MIL STD 883 method 3015.7.
- Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. System HBM levels are verified by an external test-house.

Table 2. THERMAL CHARACTERISTICS

| Symbol | Parameter | Conditions | Value | Unit |
|--------------------|--|------------|-------|------|
| R _{θJA_1} | Thermal Resistance Junction-to-Air, JEDEC 1S0P PCB | Free air | 125 | K/W |
| R _{θJA_2} | Thermal Resistance Junction-to-Air, JEDEC 2S2P PCB | Free air | 75 | K/W |

BLOCK DIAGRAM




Figure 1. Block Diagram

NCV7321

TYPICAL APPLICATION




Figure 2. Typical Application Diagram for a Master Node

Table 3. PIN DESCRIPTION

| Pin | Name | Description |
|-----|-----------------|---|
| 1 | RxD | Receive Data Output; Low in Dominant State; Open-Drain Output |
| 2 | EN | Enable Input, Transceiver in Normal Operation Mode when High, Pull-down Resistor to GND |
| 3 | WAKE | High Voltage Digital Input Pin to Apply Local Wake-up, Sensitive to Falling Edge, Pull-up Current Source to V _{BB} |
| 4 | TxD | Transmit Data Input, Low for Dominant State, Pull-down to GND (Switchable Strength for Wake-up Source Recognition) |
| 5 | GND | Ground |
| 6 | LIN | LIN Bus Output/Input |
| 7 | V _{BB} | Battery Supply Input |
| 8 | INH | Inhibit Output, Switch Between INH and V _{BB} can be Used to Control External Regulator or Pull-up Resistor on LIN Bus |

Table 4. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Min | Typ | Max | Unit |
|---------------------|---|-----------------|-----|-----------------------|----------------|
| V _{BB} | Voltage on Pin V _{BB} | -0.3 | | +45 | V |
| V _{LIN} | LIN Bus Voltage | -45 | | +45 | V |
| V _{WAKE} | DC Voltage on WAKE Pin | -35 | | +45 | V |
| V _{INH} | DC Voltage on INH Pin | -0.3 | | V _{BB} + 0.3 | V |
| I _{INH} | DC Current from INH Pin | | | 50 | mA |
| V _{Dig_IO} | DC Input Voltage on Pins (EN, RxD, TxD) | -0.3 | | +45 | V |
| T _J | Maximum Junction Temperature | -40 | | +150 | °C |
| V _{ESD} | HBM (All Pins) (Note 4) | -4 | | +4 | kV |
| | CDM (All Pins) (Note 5) | -750 | | +750 | V |
| | Version NCV7321D10: HBM (LIN, INH, V _{BB} , WAKE) (Note 6) System HBM (LIN, V _{BB} , WAKE) (Note 7) | -5 -5 | | +5 +5 | kV kV |
| | Version NCV7321D11: HBM (LIN, INH, V _{BB} , WAKE) (Note 6) System HBM (V _{BB} , WAKE) (Note 8) System HBM (LIN) (Note 8) | -8 -7 -13 | | +8 +7 +13 | kV kV kV |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor conform to MIL STD 883 method 3015.7.

5. Charged device model test according to ESD STM5.3.1-1999.

6. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor referenced to GND.

7. Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. 220 nF filter on LIN pin. System HBM levels are verified by an external test-house.

8. Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. No filter on LIN pin. System HBM levels are verified by an external test-house.

FUNCTIONAL DESCRIPTION

Overall Functional Description

LIN is a serial communication protocol that efficiently supports the control of mechatronic nodes in distributed automotive applications. The domain is class-A multiplex buses with a single master node and a set of slave nodes.

The NCV7321 contains the LIN transmitter, LIN receiver, power-on-reset (POR) circuits and thermal shutdown (TSD). The LIN transmitter is optimized for the maximum specified transmission speed of 20 kB with EMC performance due to reduced slew rate of the LIN output.

The junction temperature is monitored via a thermal shutdown circuit that switches the LIN transmitter off when temperature exceeds the TSD trigger level.

The NCV7321 has four operating states (unpowered mode, standby mode, normal mode and sleep mode) that are determined by the supply voltage V_{BB} , input signals EN and WAKE and activity on the LIN bus.

OPERATING STATES




Figure 3. State Diagram

Unpowered Mode

As long as V_{BB} remains below its power-on-reset level, the chip is kept in a safe unpowered state. LIN transmitter is inactive, both LIN and INH pins are left floating and only a weak pull-down is connected on pin TxD. Pin RxD remains floating.

The unpowered state will be entered from any other state when V_{BB} falls below its power-on-reset level.

Standby Mode

Standby mode is a low-power mode, where LIN transceiver remains inactive while INH pin is driven high to activate an external voltage regulator – see Figure 2. Depending on the transition which led to the standby mode, pins RxD and TxD are configured differently during this mode. A 30 k Ω resistor in series with a reverse-protection diode is internally connected between LIN and V_{BB} Pins.

Standby mode is entered in one of the following ways:

- After the voltage level at V_{BB} pin rises above its power-on-reset level. In this case, RxD Pin remains

high-impedant and the pull-down applied on pin TxD remains weak.

- After a wake-up event is recognized while the chip was in the sleep mode. Pin RxD is pulled low while pin TxD signals the type of wake-up leading to the standby mode – its pull-up remains weak for LIN wake-up and it is switched to strong pull-down for the case of local wake-up (i.e. wake-up via Pin WAKE).

While in the standby mode, the configuration of Pins RxD and TxD remains unchanged, regardless the activity on WAKE and LIN Pins – i.e. if additional wake-ups occur during the standby mode, they have no influence on the chip configuration.

Normal Mode

In normal mode, the full functionality of the LIN transceiver is available. Data according the state of TxD input are sent to the LIN bus while pin RxD reflects the logical symbol received on the LIN bus – high-impedant for recessive and Low for dominant. A 30 k Ω resistor in series

with a reverse-protection diode is internally connected between LIN and V_{BB} pins.

To avoid that, due to a failure of the application (e.g. software error), the LIN bus is permanently driven dominant and thus blocking all subsequent communication, signal on pin TxD passes through a timer, which releases the bus in case TxD remains low for longer than $T_{TxD_timeout}$. The transmission can continue once the TxD returns to High logical level.

In case the junction temperature increases above the thermal shutdown threshold, e.g. due to a short of the LIN wiring to the battery, the transmitter is disabled and releases LIN bus to recessive. Once the junction temperature decreases back below the thermal shutdown release level, the transmission can be enabled again – however, to avoid thermal oscillations, first a High logical level on TxD must be encountered before the transmitter is enabled.

As required by SAE J2602, the transceiver must behave safely below its operating range – it shall either continue to transmit correctly (according its specification) or remain silent (transmit a recessive state regardless of the TxD signal). A battery monitoring circuit in NCV7321 de-activates the transmitter in the normal mode if the V_{BB} level drops below $MONL_V_{BB}$. Transmission is enabled again when V_{BB} reaches $MONH_V_{BB}$. The internal logic remains in the normal mode and the reception from the LIN line is still possible even if the battery monitor disables the transmission. Although the specifications of the monitoring and power-on-reset levels are overlapping, it's ensured by the implementation that the monitoring level never falls below the power-on-reset level.

Normal mode can be entered from either standby or sleep mode when EN Pin is High for longer than T_{enable} . When the transition is made from standby mode, TxD pull-down is set to weak and RxD is put high-impedant immediately after EN becomes High (before the expiration of T_{enable} filtering time). This excludes signal conflicts between the standby mode pin settings and the signals required to control

the chip in the normal mode (e.g. strong pull-down on TxD after local wake-up vs. High logical level on TxD required to send a recessive symbol on LIN).

Sleep Mode

Sleep mode provides extremely low current consumption. The LIN transceiver is inactive and the battery consumption is minimized. Pin INH is put to high-impedant state to disable the external regulator and, in case of a master node, the LIN termination – see Figure 2. Only a weak pull-up current source is internally connected between LIN and V_{BB} Pins, in order to minimize current consumption even in case of LIN short to GND.

Sleep mode can be entered from normal mode by assigning Low logical level to pin EN for longer than $T_{disable}$. The sleep mode can be entered even if a permanent short occurs either on LIN or WAKE Pin.

If a wake-up event occurs during the transition between normal and sleep mode (during the $T_{disable}$ filtering time), it will be regarded as valid wake-up and the chip will enter standby mode with the appropriate setting of Pins RxD and TxD.

Wake-up

Two types of wake-up events are recognized by NCV7321:

- Local wake-up – when a high-to-low transition on pin WAKE is encountered and WAKE pin remains Low at least during T_{WAKE} – see Figure 4.
- Remote (or LIN) wake-up – when LIN bus is externally driven dominant during longer than T_{LIN_wake} and a rising edge on LIN occurs afterwards – see Figure 5.

Wake-up events can be exclusively detected in sleep mode or during the transition from normal mode to sleep mode. Due to timing tolerances, valid wake-up events beginning shortly before normal-to-sleep mode transition can be also sometimes regarded as valid wake-ups.




Figure 4. Local Wake-up Detection

NCV7321




Figure 5. Remote (LIN) Wake-up Detection

ELECTRICAL CHARACTERISTICS

Definitions

All voltages are referenced to GND (Pin 5). Positive currents flow into the IC.

Table 5. DC CHARACTERISTICS ($V_{BB} = 5\text{ V to }27\text{ V}$; $T_J = -40^\circ\text{C to }+150^\circ\text{C}$; Bus Load = $500\ \Omega$ (V_{BB} to LIN); unless otherwise specified. Typical values are given at $V_{BB} = 12\text{ V}$ and $T_J = 25^\circ\text{C}$, unless otherwise specified.)

DC CHARACTERISTICS – SUPPLY

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------------|----------------------|---|-----|-----|-----|---------------|
| V_{BB} | | | | | | |
| $I_{BB_ON_rec}$ | V_{BB} Consumption | Normal Mode; LIN Recessive $V_{LIN} = V_{BB} = V_{INH} = V_{WAKE}$ | | | 1.6 | mA |
| $I_{BB_ON_dom}$ | V_{BB} Consumption | Normal Mode; LIN Dominant $V_{BB} = V_{INH} = V_{WAKE}$ | | | 8 | mA |
| I_{BB_STB} | V_{BB} Consumption | Standby Mode $V_{LIN} = V_{BB} = V_{INH} = V_{WAKE}$ | | | 350 | μA |
| I_{BB_SLP} | V_{BB} Consumption | Sleep Mode $V_{LIN} = V_{BB} = V_{INH} = V_{WAKE}$ | | | 30 | μA |
| $I_{BB_SLP_18V}$ | V_{BB} Consumption | Sleep Mode, $V_{BB} < 18\text{ V}$ $V_{LIN} = V_{BB} = V_{INH} = V_{WAKE}$ (Note 9) | | | 20 | μA |
| $I_{BB_SLP_12V}$ | V_{BB} Consumption | Sleep Mode, $V_{BB} = 12\text{ V}$, $T_J < 85^\circ\text{C}$ $V_{LIN} = V_{BB} = V_{INH} = V_{WAKE}$ (Note 9) | | | 10 | μA |

LIN TRANSMITTER

| | | | | | | |
|-----------------------|--|---|----------------|----|----------|------------------|
| $V_{LIN_dom_LoSup}$ | LIN Dominant Output Voltage | $TxD = \text{Low}$; $V_{BB} = 7.3\text{ V}$ | | | 1.2 | V |
| $V_{LIN_dom_HiSup}$ | LIN Dominant Output Voltage | $TxD = \text{Low}$; $V_{BB} = 18\text{ V}$ | | | 2.0 | V |
| V_{LIN_REC} | LIN Recessive Output Voltage (Note 10) | $TxD = \text{High}$; $I_{LIN} = 10\ \mu\text{A}$ | $V_{BB} - 1.5$ | | V_{BB} | V |
| I_{LIN_lim} | Short Circuit Current Limitation | $V_{LIN} = V_{BB_max}$ | 40 | | 200 | mA |
| R_{slave} | Internal Pull-up Resistance | | 20 | 33 | 47 | $\text{k}\Omega$ |
| $CLIN$ | Capacitance on Pin LIN (Note 9) | | | 20 | 30 | pF |

9. Values based on design and characterization. Not tested in production.

10. The voltage drop in Normal mode between LIN and V_{BB} pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

NCV7321

Table 5. DC CHARACTERISTICS ($V_{BB} = 5\text{ V to }27\text{ V}$; $T_J = -40^\circ\text{C to }+150^\circ\text{C}$; Bus Load = $500\ \Omega$ (V_{BB} to LIN); unless otherwise specified. Typical values are given at $V_{BB} = 12\text{ V}$ and $T_J = 25^\circ\text{C}$, unless otherwise specified.)

DC CHARACTERISTICS – SUPPLY

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------|--|---|-----|-----|-----|---------------|
| LIN TRANSMITTER | | | | | | |
| ILIN_off_dom | LIN Output Current, Bus in Dominant State | Normal Mode, Driver Off; $V_{BB} = 12\text{ V}$ | -1 | | | mA |
| ILIN_off_dom_slp | LIN Output Current, Bus in Dominant State | Sleep Mode, Driver Off; $V_{BB} = 12\text{ V}$ | -20 | -15 | -2 | μA |
| ILIN_off_rec | LIN Output Current, Bus in Recessive State | Driver Off; $V_{BB} < 18\text{ V}$; $V_{BB} < V_{LIN} < 18\text{ V}$ | | | 1 | μA |
| ILIN_no_GND | Communication not Affected | $V_{BB} = \text{GND} = 12\text{ V}$; $0 < V_{LIN} < 18\text{ V}$ | -1 | | 1 | mA |
| ILIN_no_VBB | LIN Bus Remains Operational | $V_{BB} = \text{GND} = 0\text{ V}$; $0 < V_{LIN} < 18\text{ V}$ | | | 5 | μA |

LIN RECEIVER

| | | | | | | |
|----------|---------------------------------|-----------------------------------|-------|--|-------|----------|
| Vbus_dom | Bus Voltage for Dominant State | | | | 0.4 | V_{BB} |
| Vbus_rec | Bus Voltage for Recessive State | | 0.6 | | | V_{BB} |
| Vrec_dom | Receiver Threshold | LIN Bus Recessive – Dominant | 0.4 | | 0.6 | V_{BB} |
| Vrec_rec | Receiver Threshold | LIN Bus Dominant – Recessive | 0.4 | | 0.6 | V_{BB} |
| Vrec_cnt | Receiver Centre Voltage | $(V_{bus_dom} + V_{bus_rec})/2$ | 0.475 | | 0.525 | V_{BB} |
| Vrec_hys | Receiver Hysteresis | $(V_{bus_rec} - V_{bus_dom})$ | 0.05 | | 0.175 | V_{BB} |

DC CHARACTERISTICS – I/Os

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------|--------------------------------|------------|------|-----|-----|------------------|
| PIN EN | | | | | | |
| Vil_EN | Low Level Input Voltage | | -0.3 | | 0.8 | V |
| Vih_EN | High Level Input Voltage | | 2.0 | | 5.5 | V |
| Rpd_EN | Pull-down Resistance to Ground | | 150 | 350 | 650 | $\text{k}\Omega$ |

PIN INH

| | | | | | | |
|----------|-------------------------|---------------------------------------|------|------|------|---------------|
| Delta_VH | High Level Voltage Drop | $I_{INH} = 15\text{ mA}$, INH Active | 0.05 | 0.35 | 0.75 | V |
| I_leak | Leakage Current | Sleep Mode; $V_{INH} = 0\text{ V}$ | -1 | 0 | 1 | μA |

PIN RxD

| | | | | | | |
|---------|---------------------------|--|-----|---|---|---------------|
| Iol_RxD | Low Level Output Current | $V_{RxD} = 0.4\text{ V}$, Normal Mode, $V_{LIN} = 0\text{ V}$ | 1.5 | | | mA |
| Ioh_RxD | High Level Output Current | $V_{RxD} = 5\text{ V}$, Normal Mode, $V_{LIN} = V_{BB}$ | -5 | 0 | 5 | μA |

PIN TxD

| | | | | | | |
|---------|--------------------------|--|------|--|-----|---|
| Vil_TxD | Low Level Input Voltage | | -0.3 | | 0.8 | V |
| Vih_TxD | High Level Input Voltage | | 2.0 | | 5.5 | V |

9. Values based on design and characterization. Not tested in production.

10. The voltage drop in Normal mode between LIN and VBB pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

NCV7321

Table 5. DC CHARACTERISTICS ($V_{BB} = 5\text{ V to }27\text{ V}$; $T_J = -40^\circ\text{C to }+150^\circ\text{C}$; Bus Load = $500\ \Omega$ (V_{BB} to LIN); unless otherwise specified. Typical values are given at $V_{BB} = 12\text{ V}$ and $T_J = 25^\circ\text{C}$, unless otherwise specified.)

DC CHARACTERISTICS – I/Os

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------|--|--|-----|-----|-----|------------|
| PIN TxD | | | | | | |
| Rpd_TxD | Pull-down Resistor on TxD Pin, Corresponding to “Weak Pull-down” | Normal Mode or Sleep Mode or Standby Mode after Power up or Standby Mode after LIN Wake-up | 150 | 350 | 650 | k Ω |
| Ipd_TxD_Strong | Pull-down Current on TxD Pin Corresponding to “Strong Pull-down” | Standby Mode after Local Wake-up | 1.5 | | | mA |

PIN WAKE

| | | | | | | |
|----------------|-----------------------------|-------------------------|----------------|-----|----------------|---------------|
| V_wake_th | WAKE Threshold Voltage | | $V_{BB} - 3.3$ | | $V_{BB} - 1.1$ | V |
| I_wake_pull-up | Pull-up Current on Pin WAKE | $V_{WAKE} = 0\text{ V}$ | -30 | -15 | -1 | μA |
| I_wake_leak | Leakage of Pin WAKE | $V_{WAKE} = V_{BB}$ | -5 | 0 | 5 | μA |

DC CHARACTERISTICS – POWER-ON-RESET, BATTERY MONITORING AND THERMAL SHUTDOWN

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|--|---------------------------------------|------------------|------|------|------|------|
| POR AND V_{BB} MONITOR | | | | | | |
| PORH_ V_{BB} | Power-on Reset High Level on V_{BB} | V_{BB} Rising | 2 | | 4.5 | V |
| PORL_ V_{BB} | Power-on Reset Low Level on V_{BB} | V_{BB} Falling | 1.7 | | 4 | V |
| MONH_ V_{BB} | Battery Monitoring High Level | V_{BB} Rising | | | 4.5 | V |
| MONL_ V_{BB} | Battery Monitoring Low Level | V_{BB} Falling | 3 | | | V |

TSD

| | | | | | | |
|-------------|-----------------------------|--------------------|-----|-----|-----|------------------|
| T_J | Junction Temperature | Temperature Rising | 150 | 165 | 185 | $^\circ\text{C}$ |
| T_J _hyst | Thermal Shutdown Hysteresis | | | 5 | | $^\circ\text{C}$ |

9. Values based on design and characterization. Not tested in production.

10. The voltage drop in Normal mode between LIN and V_{BB} pin is the sum of the diode drop and the drop at serial pull-up resistor. The drop at the switch is negligible. See Figure 1.

NCV7321

Table 6. AC CHARACTERISTICS $V_{BB} = 5\text{ V to }27\text{ V}$; $T_J = -40^\circ\text{C to }+150^\circ\text{C}$; unless otherwise specified. For the transmitter parameters, the following bus loads are considered: $L1 = 1\text{ k}\Omega / 1\text{ nF}$; $L2 = 660\ \Omega / 6.8\text{ nF}$; $L3 = 500\ \Omega / 10\text{ nF}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------------|---|---|-------|-----|-------|---------------|
| LIN TRANSMITTER | | | | | | |
| D1 | Duty Cycle 1 = $t_{BUS_REC(min)} / (2 \times T_{BIT})$ | $TH_{REC(max)} = 0.744 \times V_{BB}$ $TH_{DOM(max)} = 0.581 \times V_{BB}$ $T_{BIT} = 50\ \mu\text{s}$ $V_{BB} = 7\text{ V to }18\text{ V}$ | 0.396 | | 0.5 | |
| D2 | Duty Cycle 2 = $t_{BUS_REC(max)} / (2 \times T_{BIT})$ | $TH_{REC(min)} = 0.422 \times V_{BB}$ $TH_{DOM(min)} = 0.284 \times V_{BB}$ $T_{BIT} = 50\ \mu\text{s}$ $V_{BB} = 7.6\text{ V to }18\text{ V}$ | 0.5 | | 0.581 | |
| D3 | Duty Cycle 3 = $t_{BUS_REC(min)} / (2 \times T_{BIT})$ | $TH_{REC(max)} = 0.778 \times V_{BB}$ $TH_{DOM(max)} = 0.616 \times V_{BB}$ $T_{BIT} = 96\ \mu\text{s}$ $V_{BB} = 7\text{ V to }18\text{ V}$ | 0.417 | | 0.5 | |
| D4 | Duty Cycle 4 = $t_{BUS_REC(max)} / (2 \times T_{BIT})$ | $TH_{REC(min)} = 0.389 \times V_{BB}$ $TH_{DOM(min)} = 0.251 \times V_{BB}$ $T_{BIT} = 96\ \mu\text{s}$ $V_{BB} = 7.6\text{ V to }18\text{ V}$ | 0.5 | | 0.590 | |
| Ttx_prop_down | Propagation Delay of TxD to LIN. TxD high to low | (Note 11) | | | 6 | μs |
| Ttx_prop_up | Propagation Delay of TxD to LIN. TxD low to high | (Note 11) | | | 6 | μs |
| T_fall | LIN Falling Edge | Normal Mode; $V_{BB} = 12\text{ V}$ | | | 22.5 | μs |
| T_rise | LIN Rising Edge | Normal Mode; $V_{BB} = 12\text{ V}$ | | | 22.5 | μs |
| T_sym | LIN Slope Symmetry | Normal Mode; $V_{BB} = 12\text{ V}$ | -4 | 0 | 4 | μs |
| LIN RECEIVER | | | | | | |
| Trec_prop_down | Propagation Delay of Receiver Falling Edge | | 0.1 | | 6 | μs |
| Trec_prop_up | Propagation Delay of Receiver Rising Edge | | 0.1 | | 6 | μs |
| Trec_sym | Propagation Delay Symmetry | $Trec_prop_down - Trec_prop_up$ | -2 | | 2 | μs |
| MODE TRANSITIONS AND TIMEOUTS | | | | | | |
| T_LIN_wake | Duration of LIN Dominant for Detection of Wake-up via LIN bus | Sleep Mode | 30 | 90 | 150 | μs |
| T_to_stb | Delay from LIN Bus Dominant to Recessive Edge to Entering of Standby Mode after Valid LIN Wake-up | Sleep Mode | | 10 | | μs |
| T_WAKE | Duration of Low Level on WAKE Pin for Local Wake-up Detection | Sleep Mode | 7 | | 50 | μs |
| T_enable | Duration of High Level on EN Pin for Transition to Normal Mode | Version NCV7321D10 | 2 | 5 | 10 | μs |
| | | Version NCV7321D11 | 2 | 7.5 | 18.5 | μs |
| T_disable | Duration of Low Level on EN Pin for Transition to Sleep Mode | Version NCV7321D10 | 2 | 5 | 10 | μs |
| | | Version NCV7321D11 | 2 | 7.5 | 18.5 | μs |
| T_TxD_timeout | TxD Dominant Time-Out | Normal Mode, TxD = Low, Guarantees Baudrate as Low as 1 kbps | 15 | | 50 | ms |

11. Values based on design and characterization. Not tested in production.

NCV7321




Figure 6. LIN Transmitter Duty Cycle




Figure 7. LIN Transmitter Timing




Figure 8. LIN Transmitter Rising and Falling Times

NCV7321




Figure 9. LIN Receiver Timing

DEVICE ORDERING INFORMATION


| Part Number | Description | Temperature Range | Package Type | Shipping [†] |
|---------------|--------------------------------------|-------------------|---------------------|-----------------------|
| NCV7321D10G | Stand-alone LIN Transceiver | -40°C - 125°C | SOIC-8 (Pb-Free) | 96 Tube / Tray |
| NCV7321D10R2G | | | | 3000 / Tape & Reel |
| NCV7321D11G | Improved Stand-alone LIN Transceiver | | | 96 Tube / Tray |
| NCV7321D11R2G | | | | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV7321

PACKAGE DIMENSIONS

SOIC-8 NB
CASE 751-07
ISSUE AJ




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0° | 8° | 0° | 8° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9