

NB3RL02

Low Phase-Noise Two-Channel Clock Fanout Buffer

The NB3RL02 is a low-skew, low jitter 1:2 clock fan-out buffer, ideal for use in portable end-equipment, such as mobile phones. With integrated LDO and output control circuitry.

The MCLK_IN pin has an AC coupling capacitor and will directly accept a square or sine wave clock input, such as a temperature compensated crystal oscillator (TCXO). The minimum acceptable input amplitude of the sine wave is 300 mV peak-to-peak.

The two clock outputs are enabled by control inputs CLK_REQ1 and CLK_REQ2.

The NB3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V at $I_{out} = 50$ mA. This 1.8 V supply is externally available to provide regulated power to peripheral devices, such as a TCXO.

The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The NB3RL02 is offered in a 0.4 mm pitch wafer-level-chip-scale (WLCS) package and is optimized for very low standby current consumption.

Features

- Low Additive Noise:
 - ♦ -149 dBc/Hz at 10 kHz Offset Phase Noise
 - ♦ 0.37 ps (rms) Output Jitter
- Limited Output Slew Rate for EMI Reduction (1 ns to 5 ns/Rise/Fall Time for 10–50 pF Loads)
- Regulated 1.8 V Output Supply Available for External Clock Source, ie. TCXO
- Ultra-Small Package:
 - ♦ 8-ball: 0.4 mm Pitch WLCS
- ESD Performance Exceeds JESD 22
 - ♦ 2000 V Human-Body Model (A114-A)
 - ♦ 200 V Machine Model (A115-A)
 - ♦ 1000 V Charged-Device Model (JESD22-C101-A Level III)
- These are Pb-Free Devices

Applications

- Cellular Phones
- Global Positioning Systems (GPS)




ON Semiconductor®

<http://onsemi.com>

MARKING DIAGRAMS




WLCSP8
CASE 499BQ



RL = Specific Device Code
YY = Year
WW = Work Week
■ = Pb-Free Package


LOGIC DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

NB3RL02



(Package – Flip Chip)
Die Pads Face Down on PCB

Figure 1. Pinout (Top View)

Table 1. PIN DESCRIPTION

Ball No.	Name	I/O	Description
A1	VBATT	I	Input to internal LDO
A2	CLK_OUT1	O	Clock output 1
B1	VLDO	O	1.8 V supply for NB3RL02 and external TCXO
B2	CLK_REQ1	I	Clock request from peripheral 1
C1	MCLK_IN	I	Master clock input
C2	CLK_REQ2	I	Clock request from peripheral 2
D1	GND	–	Ground
D2	CLK_OUT2	O	Clock output 2

Table 2. FUNCTION TABLE

Inputs			Outputs		
CLK_REQ1	CLK_REQ2	MCLK_IN	CLK_OUT1	CLK_OUT2	VLDO
L	L	X	L	L	0 V
L	H	CLK	L	CLK	1.8 V
H	L	CLK	CLK	L	1.8 V
H	H	CLK	CLK	CLK	1.8 V

Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition	Min	Max	Unit
V _{BATT}	V _{BATT} Voltage Range (Note 1)		-0.3	7	V
	Voltage range (Note 2)	CLK_REQ_1/2, MCLK_IN	-0.3	V _{BATT} + 0.3	V
		V _{LDO} , CLK_OUT_1/2 (Note 1)	-0.3	V _{BATT} + 0.3	
I _{IK}	Input clamp current at V _{BATT} , CLK_REQ_1/2, and MCLK_IN	V _I < 0		-50	mA
I _O	Continuous output current	CLK_OUT1/2		± 20	mA
	Continuous current through GND, V _{BATT} , V _{LDO}	Continuous current through GND, V _{BATT} , V _{LDO}		± 50	mA
	ESD Rating	Human-Body Model		2000	V
		Charged-Device Model		1000	
		Machine Model		200	
T _J	Operating virtual junction temperature		-40	150	°C
T _A	Operating ambient temperature range		-40	85	°C
T _{stg}	Storage temperature range		-55	150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. All voltage values are with respect to network ground terminal.

Table 4. RECOMMENDED OPERATING CONDITIONS (Note 3)

Symbol	Parameter		Min	Max	Unit
V _{BATT}	Input voltage	V _{BATT}	2.3	5.5	V
V _I	Input voltage Amplitude	MCLK_IN, CLK_REQ1/2	0	1.89	V
V _O	Output voltage	CLK_OUT1/2	0	1.8	V
V _{IH}	High-level input voltage	CLK_REQ1/2	1.3	1.89	V
V _{IL}	Low-level input voltage	CLK_REQ1/2	0	0.5	V
I _{OH}	High-level output current, DC current		-8		mA
I _{OL}	Low-level output current, DC current			8	mA

3. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

NB3RL02

Table 5. ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
LDO						
V _{OUT}	LDO output voltage	I _{OUT} = 50 mA	1.71	1.8	1.89	V
C _{LDO}	External load capacitance		1		10	μF
I _{OUT(SC)}	Short circuit output current	R _L = 0 Ω		100		mA
I _{OUT(PK)}	Peak output current	V _{BATT} = 2.3 V, V _{LDO} = V _{OUT} – 5%		55	100	mA
PSR	Power supply rejection	V _{BATT} = 2.3V, I _{OUT} = 2 mA	f _{IN} = 217 Hz and 1 kHz	60		dB
			f _{IN} = 3.25 MHz	40		
t _{su}	LDO start-up time	V _{BATT} = 2.3 V , C _{LDO} = 1 μF, CLK_REQ_n to V _{LDO} = 1.71 V		0.2		ms
		V _{BATT} = 5.5 V , C _{LDO} = 10 μF, CLK_REQ_n to V _{LDO} = 1.71 V			1	ms
POWER CONSUMPTION						
I _{SB}	Standby current	Device in standby (all VCLK_REQ_n = 0 V)		0.2	1	μA
I _{CCS}	Static current consumption	Device active but not switching, VCLK_REQn = H		0.4	1	mA
I _{OB}	Output buffer average current	f _{IN} = 26 MHz, C _{LOAD} = 50 pF		4.2		mA
C _{PD}	Output power dissipation capacitance	f _{IN} = 26 MHz			44	pF
MCLK_IN INPUT						
I _I	MCLK_IN, CLK_REQ_1/2 leakage current	V _I = V _{LDO} or GND			1	μA
C _I	MCLK_IN capacitance	f _{IN} = 26 MHz		3.75		pF
R _I	MCLK_IN impedance	f _{IN} = 26 MHz		5		kΩ
f _{IN}	MCLK_IN frequency range		10	26	52	MHz
MCLK_IN LVCMOS SOURCE						
	Phase noise	f _{IN} = 26 MHz, tr/tf ≤ 1 ns	1 kHz offset		–140	dBc/Hz
			10 kHz offset		–149	
			100 kHz offset		–153	
			1 MHz offset		–151	
	Additive jitter	f _{IN} = 26 MHz, V _{PP} = 0.8 V, BW = 10 kHz – 5 MHz		0.37		ps (rms)
t _{DL}	MCLK_IN to CLK_OUT_n propagation delay			10		ns
DC _L	Output duty cycle	f _{IN} = 26 MHz, DC _{IN} = 50%	45	50	55	%

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

NB3RL02

Table 5. ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
MCLK_IN SINUSOIDAL SOURCE						
V_{MA}	Input amplitude		0.3		1.8	V
	Phase noise	$f_{IN} = 26\text{ MHz}$, $V_{MA} = 1.8\text{ V}_{PP}$	1 kHz offset		-138	dBc/Hz
			10 kHz offset		-146	
			100 kHz offset		-151	
			1 MHz offset		-149	
		$f_{IN} = 26\text{ MHz}$, $V_{MA} = 0.8\text{ V}_{PP}$	1 kHz offset		-138	
			10 kHz offset		-146	
			100 kHz offset		-150	
			1 MHz offset		-148	
	Additive jitter	$f_{IN} = 26\text{ MHz}$, $V_{MA} = 1.8\text{ V}_{PP}$, BW = 10 kHz – 5 MHz		0.37		ps (rms)
t_{DS}	MCLK_IN to CLK_OUT_1/2 propagation delay			12		ns
DC	Output duty cycle	$f_{IN} = 26\text{ MHz}$, $V_{MA} > 1.8\text{ V}_{PP}$	45	50	55	%
CLK_OUT_N OUTPUTS						
t_r	20% to 80% rise time	$C_L = 10\text{ pF}$ to 50 pF	1		5	ns
t_f	20% to 80% fall time	$C_L = 10\text{ pF}$ to 50 pF	1		5	ns
t_{sk}	Channel-to-channel skew	$C_L = 10\text{ pF}$ to 50 pF , ($C_{L1} = C_{L2}$)	-0.5		0.5	ns
V_{OH}	High-level output voltage	$I_{OH} = -100\text{ }\mu\text{A}$, reference to V_{LDO}	-0.1			V
		$I_{OH} = -8\text{ mA}$	1.2			
V_{OL}	Low-level output voltage	$I_{OL} = 20\text{ }\mu\text{A}$			0.2	V
		$I_{OL} = 8\text{ mA}$			0.55	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

APPLICATION INFORMATION

Typical Application

A typical mobile application for the NB3RL02 is shown in Figure 2. An external low noise TCXO clock source is powered by the NB3RL02's 1.8 V regulated LDO and is

buffered to drive a mobile GPS receiver and WLAN transceiver. Each peripheral can independently request an active clock by asserting a clock request line (CLK_REQ1 or CLK_REQ2).




Figure 2. Mobile Application

When both clock request lines are logic LOW, the NB3RL02 enters a current-saving shutdown mode. In this mode, the LDO output goes to 0 V and turns off the TCXO. Also, the unpowered CLK_OUT1 and CLK_OUT2 outputs are pulled to GND.

When the NB3RL02 receives a HIGH from either peripheral CLK_REQn, the 1.8 V LDO output is enabled and will power the TCXO. The output of the TCXO can be a square wave, sine wave, or clipped sine wave and is converted to a buffered square wave.

Input Clock to Output Square Wave Generator

Figure 3 shows the MCLK_IN input having an internal AC coupling capacitor. This allows either a square or sine wave signal to be directly connected from a TCXO. Therefore, an external series capacitor is not required.




Figure 3. Input Stage

The clock frequency band of the NB3RL02 is 10 MHz to 52 MHz with all performance metrics specified at 26 MHz.

Typical input sinusoidal signal amplitude is 0.8 V_{pp} for specified performance, but amplitudes as low as 0.3 V_{pp} are

acceptable, but with reduced phase noise and jitter performance.

CLK_OUT1 and CLK_OUT2 Outputs

The CLK_OUT1 and CLK_OUT2 outputs drive 1.8 V LVCMOS levels with rise/fall times within 1 ns to 5 ns with load capacitors between 10 pF and 50 pF. These relatively slow edge rates will minimize EMI radiation into the system. When not requested, each output is set to Low to avoid false clocking of the load device.

LDO

The integrated low noise 1.8 V LDO provides power internal to the NB3RL02 as well as a power source for an external clock such as a TCXO. The input range of the LDO allows the device to be powered directly from a single cell Li battery. The LDO is enabled when either of the CLK_REQn signals is High.

When disabled, the device turns off the LDO and enters a low power shutdown mode consuming less than 1 μA from the battery.

The LDO requires an output decoupling capacitor in the range of 1 μF to 10 μF for compensation and high frequency PSR. An input bypass capacitor of 1 μF or larger is recommended.

NB3RL02

ORDERING INFORMATION

Device	Temperature Range	Package	Shipping [†]
NB3RL02FCT2G	–40°C to 85°C	WLCSP8 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9