

# S29GL064N, S29GL032N

# 64 Mbit, 32 Mbit 3 V Page Mode MirrorBit Flash

# **Distinctive Characteristics**

#### **Architectural Advantages**

- Single power supply operation
- Manufactured on 110 nm MirrorBit process technology
- Secured Silicon Sector region
  - □ 128-word/256-byte sector for permanent, secure identification through an 8-word/16-byte random Electronic Serial Number, accessible through a command sequence
  - Programmed and locked at the factory or by the customer
- Flexible sector architecture
  - □ 64Mb (uniform sector models): One hundred twenty-eight 32 Kword (64 KB) sectors
  - □ 64 Mb (boot sector models): One hundred twenty-seven 32 Kword (64 KB) sectors + eight 4Kword (8KB) boot sectors
  - □ 32 Mb (uniform sector models): Sixty-four 32Kword (64 KB)
  - □ 32 Mb (boot sector models): Sixty-three 32Kword (64 KB) sectors + eight 4Kword (8KB) boot sectors
- Enhanced VersatileI/O<sup>™</sup> Control
  - □ All input levels (address, control, and DQ input levels) and outputs are determined by voltage on V<sub>IO</sub> input. V<sub>IO</sub> range is 1.65 to V<sub>CC</sub>
- Compatibility with JEDEC standards
  - □ Provides pin out and software compatibility for single-power supply flash, and superior inadvertent write protection
- 100,000 erase cycles typical per sector
- 20-year data retention typical

#### **Performance Characteristics**

- High performance
  - □ 90 ns access time
  - □ 8-word/16-byte page read buffer
  - □ 25 ns page read time
  - □ 16-word/32-byte write buffer which reduces overall programming time for multiple-word updates

- Low power consumption
  - 25 mA typical initial read current, 1 mA typical page read current
  - □ 50 mA typical erase/program current
  - □ 1 µA typical standby mode current
- Package options
  - □ 48-pin TSOP

  - □ 64-ball Fortified BGA
  - □ 48-ball fine-pitch BGA

#### Software and Hardware Features

- Software features
  - ☐ Advanced Sector Protection: offers Persistent Sector Protection and Password Sector Protection
  - □ Program Suspend & Resume: read other sectors before programming operation is completed
  - □ Erase Suspend & Resume: read/program other sectors before an erase operation is completed
  - Data# polling & toggle bits provide status
  - □ CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices
  - □ Unlock Bypass Program command reduces overall multiple-word programming time
- Hardware features
  - □ WP#/ACC input accelerates programming time (when high voltage is applied) for greater throughput during system production. Protects first or last sector regardless of sector protection settings on uniform sector models
  - Hardware reset input (RESET#) resets device
  - □ Ready/Busy# output (RY/BY#) detects program or erase cycle completion

**Cypress Semiconductor Corporation** Document Number: 001-98525 Rev. \*B



# **General Description**

The S29GL-N family of devices are 3.0-Volt single-power Flash memory manufactured using 110 nm MirrorBit technology. The S29GL064N is a 64-Mb device organized as 4,194,304 words or 8,388,608 bytes. The S29GL032N is a 32-Mb device organized as 2,097,152 words or 4,194,304 bytes. Depending on the model number, the devices have 16-bit wide data bus only, or a 16-bit wide data bus that can also function as an 8-bit wide data bus by using the BYTE# input. The devices can be programmed either in the host system or in standard EPROM programmers.

Access times as fast as 90 ns are available. Note that each access time has a specific operating voltage range ( $V_{CC}$ ) as specified in the Product Selector Guide and the Ordering Information—S29GL032N, and Ordering Information—S29GL064N. Package offerings include 48-pin TSOP, 56-pin TSOP, 48-ball fine-pitch BGA and 64-ball Fortified BGA, depending on model number. Each device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

Each device requires only a **single 3.0-Volt power supply** for both read and write functions. In addition to a  $V_{CC}$  input, a high-voltage **accelerated program (ACC)** feature provides shorter programming times through increased voltage on the WP#/ACC or ACC input. This feature is intended to facilitate factory throughput during system production, but may also be used in the field if desired.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the device using standard microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

The Advanced Sector Protection features several levels of sector protection, which can disable both the program and erase operations in certain sectors. Persistent Sector Protection is a method that replaces the previous 12-volt controlled protection method. Password Sector Protection is a highly sophisticated protection method that requires a password before changes to certain sectors are permitted.

Device programming and erasure are initiated through command sequences. Once a program or erase operation begins, the host system need only poll the DQ7 (Data# Polling) or DQ6 (toggle) status bits or monitor the Ready/Busy# (RY/BY#) output to determine whether the operation is complete. To facilitate programming, an Unlock Bypass mode reduces command sequence overhead by requiring only two write cycles to program data instead of four.

Hardware data protection measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature allows the host system to pause an erase operation in a given sector to read or program any other sector and then complete the erase operation. The **Program Suspend/Program Resume** feature enables the host system to pause a program operation in a given sector to read any other sector and then complete the program operation.

The hardware RESET# pin terminates any operation in progress and resets the device, after which it is then ready for a new operation. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the host system to read boot-up firmware from the Flash memory device.

The device reduces power consumption in the **standby mode** when it detects specific voltage levels on CE# and RESET#, or when addresses are stable for a specified period of time.

The **Write Protect (WP#)** feature protects the first or last sector by asserting a logic low on the WP#/ACC pin or WP# pin, depending on model number. The protected sector is still protected even during accelerated programming.

The **Secured Silicon Sector** provides a 128-word/256-byte area for code or data that can be permanently protected. Once this sector is protected, no further changes within the sector can occur.

Cypress MirrorBit flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via hot-hole assisted erase. The data is programmed using hot electron injection.



# **Contents**


1.	Product Selector Guide	. 4		Command Definitions	
2.	Block Diagram	4		0Write Operation Status	
				1DQ7: Data# Polling	
3.	Connection Diagrams	. 5		2RY/BY#: Ready/Busy#	
4.	Pin Description	. 9		3DQ6: Toggle Bit I	
	-			4DQ2: Toggle Bit II	
5.	Logic Symbols	10		5Reading Toggle Bits DQ6/DQ2	
6.	Ordering Information-S29GL032N	12		6DQ5: Exceeded Timing Limits	
7.	Ordering Information-S29GL064N	11		7DQ3: Sector Erase Timer	
<b>7.</b> 7.1	Valid Combinations		10.1	8DQ1: Write-to-Buffer Abort	56
<i>i</i> . ı	Valid Combinations	15	11.	Absolute Maximum Ratings	57
8.	Device Bus Operations	16		Operating Ranges	
8.1	Word/Byte Configuration		12.		
8.2	Requirements for Reading Array Data		13.	DC Characteristics	58
8.3	Writing Commands/Command Sequences		14.	Test Conditions	60
8.4	Standby Mode			Key to Switching Waveforms	
8.5	Automatic Sleep Mode			•	
8.6	RESET#: Hardware Reset Pin		15.	AC Characteristics	61
8.7	Output Disable Mode		16.	Erase And Programming Performance	70
	Autoselect Mode				
	Advanced Sector Protection			Data Integrity	
	Lock Register			Erase Endurance	
	Persistent Sector Protection		17.2	Data Retention	71
	Password Sector Protection		18.	Physical Dimensions	72
	Password and Password Protection Mode Lock Bit		18.1	TS048—48-Pin Standard Thin Small	
	Persistent Protection Bit Lock (PPB Lock Bit)			Outline Package (TSOP)	72
	Secured Silicon Sector Flash Memory Region		18.2	TS056—56-Pin Standard Thin Small	
	Write Protect (WP#/ACC)			Outline Package (TSOP)	73
8.17	Hardware Data Protection	35	18.3	VBK048—Ball Fine-pitch Ball Grid Array	
9.	Common Flash Memory Interface (CFI)	36		(BGA) 8.15x 6.15 mm Package	74
10	Command Definitions	39	18.4	LAA064—64-Ball Fortified Ball Grid Array	
	Reading Array Data			(BGA) 13 x 11 mm Package	75
	Reset Command		18.5	LAE064-64-Ball Fortified Ball Grid Array	
	Autoselect Command Sequence			(BGA) 9 x 9 mm Package	76
	Enter/Exit Secured Silicon Sector	40	19	Revision History	77
	Command Sequence	40		es, Solutions, and Legal Information	
10.5	Program Suspend/Program Resume	.0		Worldwide Sales and Design Support	
	Command Sequence	43		Products	
10.6	Chip Erase Command Sequence			PSoC® Solutions	
	Sector Erase Command Sequence			Cypress Developer Community	
	Erase Suspend/Erase Resume Commands			Technical Support	
-	•				



# 1. Product Selector Guide

Part Number	S29GI	S29GL064N		S29GL032N		
Speed Option	V27.26V	V <sub>IO</sub> = 2.7–3.6 V	90		90	
Speed Option	$V_{CC} = 2.7 - 3.6 \text{ V}$	V <sub>IO</sub> = 1.65–3.6 V		110		110
Max. Access Time (ns)	90	110	90	110		
Max. CE# Access Time (ns)	90	110	90	110		
Max. Page Access Time (ns)	25	30	25	30		
Max. OE# Access Time (ns)		25	30	25	30	

# 2. Block Diagram



Note

 $<sup>^{**}</sup>A_{MAX}$  GL064N = A21, GL032N = A20.



# 3. Connection Diagrams

#### **Special Package Handling Instructions**

Special handling is required for Flash Memory products in molded packages (TSOP and BGA). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.




Figure 1. 48-Pin Standard TSOP






Figure 2. 56-Pin Standard TSOP



Figure 3. 64-ball Fortified BGA

**S29GL064N, S29GL032N** (Models 01, 02, 03, 04, V1, V2 only) Top View, Balls Facing Down







Figure 4. 48-ball Fine-pitch BGA (VBK 048)

**S29GL064N, S29GL032N** (Models 03, 04 only) Top View, Balls Facing Down





# 4. Pin Description

Pin	Description
A21-A0	22 Address inputs (S29GL064N)
A20-A0	21 Address inputs (S29GL032N)
DQ7-DQ0	8 Data inputs/outputs
DQ14-DQ0	15 Data inputs/outputs
DQ15/A-1	DQ15 (Data input/output, word mode), A-1 (LSB Address input, byte mode)
CE#	Chip Enable input
OE#	Output Enable input
WE#	Write Enable input
WP#/ACC	Hardware Write Protect input/Programming Acceleration input
ACC	Acceleration input
WP#	Hardware Write Protect input
RESET#	Hardware Reset Pin input
RY/BY#	Ready/Busy output
BYTE#	Selects 8-bit or 16-bit mode
V <sub>CC</sub>	3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances)
V <sub>IO</sub>	Output Buffer Power
V <sub>SS</sub>	Device Ground
NC	Pin Not Connected Internally

Document Number: 001-98525 Rev. \*B



# 5. Logic Symbols

Figure 5. S29GL064N Logic Symbol (Models 01, 02, V1, V2)




Figure 6. S29GL064N Logic Symbol (Models 03, 04)





Figure 7. S29GL064N Logic Symbol (Models 06, 07, V6, V7)






21
A20-A0
CE#
DQ15-DQ0
(A-1)
OE#
WE#
WP#/ACC
RESET#
V<sub>IO</sub>
BYTE#

Figure 8. S29GL032N Logic Symbol (Models 01, 02, V1, V2)

Figure 9. S29GL032N Logic Symbol (Models 03, 04)






# 6. Ordering Information—S29GL032N

#### S29GL032N Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



S29GL032N

32 Megabit Page-Mode Flash Memory

Manufactured using 110 nm MirrorBit® Process Technology, 3.0 Volt-only Read, Program, and Erase



Table 1. S29GL032N Ordering Options (Note 4)

	S						
Device Number	Speed Option	Package, Material, and Temperature Range	Model Number	Packing Type	Package Description		
	90		03, 04	0,2,3 (Note 1)	TS048 (Note 2)		
	90	TFI, TFA	01, 02		TS056 (Note 2)	TSOP	
	11		V1, V2				
S29GL032N	90	BFI, BFA	03, 04		VBK048 (Note 3)	Fine-Pitch BGA	
329GL032N	90	FFI, FFA	01, 02, 03, 04		LAA064 (Note 3)		
	11	FFI, FFA	V1, V2			Fortified BGA	
	90	DFI, DFA	01, 02, 03, 04			Torunea BGA	
	11	DEI, DEA	V1, V2		LAE064 (Note 3)		

#### Notes

- 1. Type 0 is standard. Specify others as required: TSOPs can be packed in Types 0 and 3; BGAs can be packed in Types 0, 2, or 3.
- 2. TSOP package marking omits packing type designator from ordering part number.
- 3. BGA package marking omits leading S29 and packing type designator from ordering part number.
- 4. Contact local sales for availability for Leaded lead-frame parts. Valid Combinations.

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

The table also lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. Contact your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with

ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.


Document Number: 001-98525 Rev. \*B Page 13 of 78



# 7. Ordering Information—S29GL064N

#### S29GL064N Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



S29GL064N, 64 Megabit Page-Mode Flash Memory

Manufactured using 110 nm MirrorBit® Process Technology, 3.0 Volt-only Read, Program, and Erase

Page 15 of 78



#### 7.1 Valid Combinations

Device Number	Speed Option	Package, Material, and Temperature Range	Model Number	Packing Type	Package Description		
	90		03, 04, 06, 07		TS048 (Note 2)		
	11	TFI, TFA	V6, V7	0,2,3 (Note 1)		TSOP	
	90		01, 02		TS056 (Note 2)		
	11		V1, V2				
S29GL064N	90	BFI, BFA	03, 04		VBK048 (Note 3)	Fine-Pitch BGA	
	90	FFI, FFA	01, 02, 03, 04		LAA064 (Note 3)		
	11	111,117	V1, V2			Fortified BGA	
	90	DEL DEA	01, 02, 03, 04		LAE064 (Note 3)	i orunea box	
	11	DFI, DFA	V1, V2				

#### Notes

- 1. Type 0 is standard. Specify others as required: TSOPs can be packed in Types 0 and 3; BGAs can be packed in Types 0, 2, or 3.
- 2. TSOP package marking omits packing type designator from ordering part number.
- 3. BGA package marking omits leading S29 and packing type designator from ordering part number.
- 4. Contact local sales for availability for Leaded lead-frame parts.

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

The table also lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. Contact your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Document Number: 001-98525 Rev. \*B



# 8. Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 2 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 2. Device Bus Operations

							DQ0-	DQ	8-DQ15	
Operation	CE#	OE#	WE#	RESET#	WP#	ACC	Addresses	DQ7	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>
Read	L	L	Н	Н	Х	Χ	A <sub>IN</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	DQ8-DQ14
Write (Program/Erase)	L	Н	L	Н	(Note 1)	Χ	A <sub>IN</sub>	(Note 2)	(Note 2)	= High-Z,
Accelerated Program	L	Н	L	Н	(Note 1)	$V_{HH}$	A <sub>IN</sub>	(Note 2)	(Note 2)	DQ15 = A-1
Standby	$V_{CC} \pm 0.3V$	Х	Х	$V_{CC} \pm 0.3V$	Х	Н	Х	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	Х	Х	High-Z	High-Z	High-Z
Reset	Х	Х	Х	L	Х	Χ	Х	High-Z	High-Z	High-Z

#### Legend

 $L = Logic \ Low = V_{IL}$   $H = Logic \ High = V_{IH}$   $V_{HH} = 11.5-12.5 \ V$   $X = Don't \ Care$ 

 $A_{IN} = Address In$  $D_{IN} = Data In$ 

 $D_{OUT} = Data Out$ 

#### Notes

# 8.1 Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE# pin is set at logic 1, the device is in word configuration, DQ0–DQ15 are active and controlled by CE#, WE# and OE#.

If the BYTE# pin is set at logic 0, the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE#, WE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

# 8.2 Requirements for Reading Array Data

All memories require access time to output array data. In a read operation, data is read from one memory location at a time. Addresses are presented to the device in random order, and the propagation delay through the device causes the data on its outputs to arrive with the address on its inputs.

The device defaults to reading array data after device power-up or hardware reset. To read data from the memory array, the system must first assert a valid address on Amax-A0, while driving OE# and CE# to  $V_{IL}$ . WE# must remain at  $V_{IH}$ . All addresses are latched on the falling edge of CE#. Data will appear on DQ15-DQ0 after address access time ( $t_{ACC}$ ), which is equal to the delay from stable addresses to valid output data. The OE# signal must be driven to  $V_{IL}$ . Data is output on DQ15-DQ0 pins after the access time ( $t_{OE}$ ) has elapsed from the falling edge of OE#.

See Reading Array Data on page 39 for more information. Refer to Table 25 on page 61 for timing specifications and the timing diagram. Refer to Table 23 on page 58 for the active current specification on reading array data.

If WP#= V<sub>IL</sub>, the first or last sector remains protected (for uniform sector devices), and the two outer boot sectors are protected (for boot sector devices). If WP#= VIH,
the first or last sector, or the two outer boot sectors are protected or unprotected as determined by the method described in Write Protect (WP#). All sectors are
unprotected when shipped from the factory (The Secured Silicon Sector may be factory protected depending on version ordered.)

<sup>2.</sup>  $D_{IN}$  or  $D_{OUT}$  as required by command sequence, data polling, or sector protect algorithm (see Figure 14 on page 53).



#### 8.2.1 Page Mode Read

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. The page size of the device is 8 words/16 bytes. The appropriate page is selected by the higher address bits A(max)–A3. Address bits A2–A0 in word mode (A2–A-1 in byte mode) determine the specific word within a page. This is an asynchronous operation; the microprocessor supplies the specific word location.

The random or initial page access is equal to  $t_{ACC}$  or  $t_{CE}$  and subsequent page read accesses (as long as the locations specified by the microprocessor falls within that page) is equivalent to  $t_{PACC}$ . When CE# is deasserted and reasserted for a subsequent access, the access time is  $t_{ACC}$  or  $t_{CE}$ . Fast page mode accesses are obtained by keeping the *read-page addresses* constant and changing the *intra-read page* addresses.

# 8.3 Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ .

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word, instead of four. The Word Program Command Sequence on page 40 contains details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Tables 3 – 9 indicate the address space that each sector occupies.

Refer to the DC Characteristics table for the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

#### 8.3.1 Write Buffer

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms.

#### 8.3.2 Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC or ACC pin, depending on model number. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC or ACC pin, depending on model number, returns the device to normal operation. Note that the WP#/ACC or ACC pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. WP# contains an internal pull-up; when unconnected, WP# is at  $V_{IH}$ .

#### 8.3.3 Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7-DQ0. Standard read cycle timings (t<sub>ACC</sub>) apply in this mode. Refer to Autoselect Mode on page 29 and Autoselect Command Sequence on page 39 for more information.

Document Number: 001-98525 Rev. \*B Page 17 of 78



# 8.4 Standby Mode

When the system is not reading or writing to the device, it can be placed in to standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{IO} \pm 0.3 \text{ V}$ . (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{IO} \pm 0.3 \text{ V}$ , the device is in the standby mode, but the standby current is greater. The device requires standard access time ( $t_{ACC}/t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

Refer to the DC Characteristics on page 58 for the standby current specification.

#### 8.5 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for t<sub>ACC</sub> + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Refer to the DC Characteristics on page 58 for the automatic sleep mode current specification.

#### 8.6 RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t<sub>RP</sub>, the device immediately terminates any operation in progress, output pins go to Hi-Z, and all read/write commands are ignored for the duration of the RESET# pulse. Program/Erase operations that were interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS} \pm 0.3 \text{ V}$ , the device draws CMOS standby current ( $I_{CC5}$ ).

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 23 on page 63 for the timing diagram.

#### 8.7 Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in a high impedance state.

Document Number: 001-98525 Rev. \*B Page 18 of 78



Table 3. S29GL032N (Models 01, 02, V1, V2) Sector Addresses

Sector	A20-A15	Sector Size	8-bit Address	16-bit Address
		(KB/Kwords)	Range	Range
SA0	000000	64/32	000000h-00FFFFh	000000h-007FFh
SA1	000001	64/32	010000h-01FFFFh	008000h-00FFFFh
SA2	000010	64/32	020000h-02FFFFh	010000h-017FFFh
SA3	000011	64/32	030000h-03FFFFh	018000h-01FFFFh
SA4	000100	64/32	040000h-04FFFFh	020000h-027FFFh
SA5	000101	64/32	050000h-05FFFh	028000h-02FFFFh
SA6	000110	64/32	060000h-06FFFh	030000h-037FFFh
SA7	000111	64/32	070000h-07FFFh	038000h-03FFFFh
SA8	001000	64/32	080000h-08FFFFh	040000h-047FFFh
SA9	001001	64/32	090000h-09FFFFh	048000h-04FFFFh
SA10	001010	64/32	0A0000h-0AFFFFh	050000h-057FFh
SA11	001011	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
SA12	001100	64/32	0C0000h-0CFFFh	060000h-067FFh
SA13	001101	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
SA14	001110	64/32	0E0000h-0EFFFh	070000h-077FFFh
SA15	001111	64/32	0F0000h-0FFFFh	078000h-07FFFh
SA16	010000	64/32	100000h-10FFFFh	080000h-087FFFh
SA17	010001	64/32	110000h-11FFFFh	088000h-08FFFFh
SA18	010010	64/32	120000h-12FFFFh	090000h-097FFh
SA19	010011	64/32	130000h-13FFFFh	098000h-09FFFFh
SA20	010100	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
SA21	010101	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
SA22	010110	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
SA23	010111	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
SA24	011000	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
SA25	011001	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
SA26	011010	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
SA27	011011	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
SA28	011100	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
SA29	011101	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
SA30	011110	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFh
SA31	011111	64/32	1F0000h-1FFFFh	0F8000h-0FFFFh

Sector	A20-A15	Sector Size (KB/Kwords)	8-bit Address Range	16-bit Address Range
SA32	100000	64/32	200000h-20FFFFh	100000h-107FFFh
SA33	100001	64/32	210000h-21FFFFh	108000h-10FFFFh
SA34	100010	64/32	220000h-22FFFFh	110000h-117FFFh
SA35	100011	64/32	230000h-23FFFFh	118000h-11FFFFh
SA36	100100	64/32	240000h-24FFFFh	120000h-127FFFh
SA37	100101	64/32	250000h-25FFFFh	128000h-12FFFFh
SA38	100110	64/32	260000h-26FFFFh	130000h-137FFFh
SA39	100111	64/32	270000h-27FFFh	138000h-13FFFFh
SA40	101000	64/32	280000h-28FFFFh	140000h-147FFFh
SA41	101001	64/32	290000h-29FFFFh	148000h-14FFFFh
SA42	101010	64/32	2A0000h-2AFFFFh	150000h-157FFFh
SA43	101011	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA44	101100	64/32	2C0000h-2CFFFFh	160000h-167FFFh
SA45	101101	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA46	101110	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA47	101111	64/32	2F0000h-2FFFFh	178000h-17FFFFh
SA48	110000	64/32	300000h-30FFFFh	180000h-187FFFh
SA49	110001	64/32	310000h-31FFFFh	188000h-18FFFFh
SA50	110010	64/32	320000h-32FFFFh	190000h-197FFFh
SA51	110011	64/32	330000h-33FFFFh	198000h-19FFFFh
SA52	110100	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA53	110101	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA54	110110	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA55	110111	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA56	111000	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
SA57	111001	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA58	111010	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA59	111011	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA60	111100	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFh
SA61	111101	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA62	111110	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA63	111111	64/32	3F0000h-3FFFFh	1F8000h-1FFFFFh



Table 4. S29GL032N (Model 03) Top Boot Sector Addresses

Sector	A20-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA0	000000xxx	64/32	000000h-00FFFFh	00000h-07FFFh
SA1	000001xxx	64/32	010000h-01FFFFh	08000h-0FFFFh
SA2	000010xxx	64/32	020000h-02FFFFh	10000h-17FFFh
SA3	000011xxx	64/32	030000h-03FFFFh	18000h-1FFFFh
SA4	000100xxx	64/32	040000h-04FFFFh	20000h-27FFFh
SA5	000101xxx	64/32	050000h-05FFFFh	28000h-2FFFFh
SA6	000110xxx	64/32	060000h-06FFFFh	30000h-37FFFh
SA7	000111xxx	64/32	070000h-07FFFh	38000h-3FFFFh
SA8	001000xxx	64/32	080000h-08FFFFh	40000h-47FFFh
SA9	001001xxx	64/32	090000h-09FFFFh	48000h-4FFFFh
SA10	001010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh
SA11	001011xxx	64/32	0B0000h-0BFFFFh	58000h-5FFFFh
SA12	001100xxx	64/32	0C0000h-0CFFFh	60000h-67FFFh
SA13	001101xxx	64/32	0D0000h-0DFFFFh	68000h-6FFFFh
SA14	001110xxx	64/32	0E0000h-0EFFFh	70000h-77FFFh
SA15	001111xxx	64/32	0F0000h-0FFFFh	78000h-7FFFFh
SA16	010000xxx	64/32	100000h-10FFFFh	80000h-87FFFh
SA17	010001xxx	64/32	110000h-11FFFFh	88000h-8FFFFh
SA18	010010xxx	64/32	120000h-12FFFFh	90000h-97FFFh
SA19	010011xxx	64/32	130000h-13FFFFh	98000h-9FFFFh
SA20	010100xxx	64/32	140000h-14FFFFh	A0000h-A7FFFh
SA21	010101xxx	64/32	150000h-15FFFFh	A8000h-AFFFFh
SA22	010110xxx	64/32	160000h-16FFFFh	B0000h-B7FFFh
SA23	010111xxx	64/32	170000h-17FFFFh	B8000h-BFFFFh
SA24	011000xxx	64/32	180000h-18FFFFh	C0000h-C7FFFh
SA25	011001xxx	64/32	190000h-19FFFFh	C8000h-CFFFFh
SA26	011010xxx	64/32	1A0000h-1AFFFFh	D0000h-D7FFFh
SA27	011011xxx	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh
SA28	011100xxx	64/32	1C0000h-1CFFFFh	E0000h-E7FFh
SA29	011101xxx	64/32	1D0000h-1DFFFFh	E8000h-EFFFFh
SA30	011110xxx	64/32	1E0000h-1EFFFFh	F0000h-F7FFFh
SA31	011111xxx	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh
SA32	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
SA33	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
SA34	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
SA35	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh

		Conton Cina	O hit Address	40 1:4 4 1 1 1 1 1
Sector	A20-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA36	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
SA37	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
SA38	100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
SA39	100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
SA40	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
SA41	101001xxx	64/32	290000h-29FFFh	148000h-14FFFFh
SA42	101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
SA43	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA44	101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
SA45	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA46	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA47	101111xxx	64/32	2F0000h-2FFFFh	178000h-17FFFFh
SA48	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
SA49	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
SA50	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
SA51	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
SA52	100100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA53	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA54	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA55	110111xxx	64/32	370000h-37FFFh	1B8000h-1BFFFFh
SA56	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFh
SA57	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA58	111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA59	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA60	111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFh
SA61	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA62	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA63	111111000	8/4	3F0000h-3F1FFFh	1F8000h-1F8FFFh
SA64	111111001	8/4	3F2000h-3F3FFFh	1F9000h-1F9FFFh
SA65	111111010	8/4	3F4000h-3F5FFFh	1FA000h-1FAFFFh
SA66	111111011	8/4	3F6000h-3F7FFFh	1FB000h-1FBFFFh
SA67	111111100	8/4	3F8000h-3F9FFFh	1FC000h-1FCFFFh
SA68	111111101	8/4	3FA000h-3FBFFFh	1FD000h-1FDFFFh
SA69	111111110	8/4	3FC000h-3FDFFFh	1FE000h-1FEFFFh
SA70	111111111	8/4	3FE000h-3FFFFFh	1FF000h-1FFFFFh



Table 5. S29GL032N (Model 04) Bottom Boot Sector Addresses

Sector	A20-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA0	000000000	8/4	000000h-001FFFh	00000h-00FFFh
SA1	00000001	8/4	002000h-003FFFh	01000h-01FFFh
SA2	00000010	8/4	004000h-005FFFh	02000h-02FFFh
SA3	000000011	8/4	006000h-007FFFh	03000h-03FFFh
SA4	000000100	8/4	008000h-009FFFh	04000h-04FFFh
SA5	000000101	8/4	00A000h-00BFFFh	05000h-05FFFh
SA6	000000110	8/4	00C000h-00DFFFh	06000h-06FFFh
SA7	000000111	8/4	00E000h-00FFFFh	07000h-07FFFh
SA8	000001xxx	64/32	010000h-01FFFFh	08000h-0FFFFh
SA9	000010xxx	64/32	020000h-02FFFFh	10000h-17FFFh
SA10	000011xxx	64/32	030000h-03FFFFh	18000h-1FFFFh
SA11	000100xxx	64/32	040000h-04FFFFh	20000h-27FFFh
SA12	000101xxx	64/32	050000h-05FFFFh	28000h-2FFFFh
SA13	000110xxx	64/32	060000h-06FFFFh	30000h-37FFFh
SA14	000111xxx	64/32	070000h-07FFFh	38000h-3FFFFh
SA15	001000xxx	64/32	080000h-08FFFFh	40000h-47FFFh
SA16	001001xxx	64/32	090000h-09FFFh	48000h-4FFFFh
SA17	001010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh
SA18	001011xxx	64/32	0B0000h-0BFFFFh	58000h-5FFFFh
SA19	001100xxx	64/32	0C0000h-0CFFFFh	60000h-67FFFh
SA20	001101xxx	64/32	0D0000h-0DFFFFh	68000h-6FFFFh
SA21	001110xxx	64/32	0E0000h-0EFFFh	70000h-77FFFh
SA22	001111xxx	64/32	0F0000h-0FFFFh	78000h-7FFFFh
SA23	010000xxx	64/32	100000h-10FFFFh	80000h-87FFFh
SA24	010001xxx	64/32	110000h-11FFFFh	88000h-8FFFFh
SA25	010010xxx	64/32	120000h-12FFFFh	90000h-97FFFh
SA26	010011xxx	64/32	130000h-13FFFFh	98000h-9FFFFh
SA27	010100xxx	64/32	140000h-14FFFFh	A0000h-A7FFFh
SA28	010101xxx	64/32	150000h-15FFFFh	A8000h-AFFFFh
SA29	010110xxx	64/32	160000h-16FFFFh	B0000h-B7FFFh
SA30	010111xxx	64/32	170000h-17FFFh	B8000h-BFFFFh
SA31	011000xxx	64/32	180000h-18FFFFh	C0000h-C7FFFh
SA32	011001xxx	64/32	190000h-19FFFFh	C8000h-CFFFFh
SA33	011010xxx	64/32	1A0000h-1AFFFFh	D0000h-D7FFFh
SA34	011011xxx	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh

Sector	A20-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA35	011100xxx	64/32	1C0000h-1CFFFFh	E0000h-E7FFh
SA36	011101xxx	64/32	1D0000h-1DFFFFh	E8000h-EFFFFh
SA37	011110xxx	64/32	1E0000h-1EFFFFh	F0000h-F7FFFh
SA38	011111xxx	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh
SA39	100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh
SA40	100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
SA41	100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
SA42	100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
SA43	100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
SA44	100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
SA45	100110xxx	64/32	260000h-26FFFh	130000h-137FFFh
SA46	100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
SA47	101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
SA48	101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
SA49	101010xxx	64/32	2A0000h-2AFFFh	150000h-157FFFh
SA50	101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA51	101100xxx	64/32	2C0000h-2CFFFh	160000h-167FFFh
SA52	101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA53	101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA54	101111xxx	64/32	2F0000h-2FFFFh	178000h-17FFFFh
SA55	110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
SA56	110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
SA57	110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
SA58	110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
SA59	110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA60	110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA61	110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA62	110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA63	111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFh
SA64	111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA65	111010xxx	64/32	3A0000h-3AFFFh	1D0000h-1D7FFFh
SA66	111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA67	111100xxx	64/32	3C0000h-3CFFFh	1E0000h-1E7FFh
SA68	111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA69	111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA70	1111111xxx	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh

Document Number: 001-98525 Rev. \*B Page 21 of 78



Table 6. S29GL064N (Models 01, 02, V1, V2) Sector Addresses

Sector	A21-A15	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA0	0000000	64/32	000000h-00FFFFh	000000h-007FFFh
SA1	0000001	64/32	010000h-01FFFFh	008000h-00FFFFh
SA2	0000010	64/32	020000h-02FFFFh	010000h-017FFFh
SA3	0000011	64/32	030000h-03FFFFh	018000h-01FFFFh
SA4	0000100	64/32	040000h-04FFFh	020000h-027FFFh
SA5	0000101	64/32	050000h-05FFFFh	028000h-02FFFFh
SA6	0000110	64/32	060000h-06FFFFh	030000h-037FFFh
SA7	0000111	64/32	070000h-07FFFh	038000h-03FFFFh
SA8	0001000	64/32	080000h-08FFFFh	040000h-047FFFh
SA9	0001001	64/32	090000h-09FFFFh	048000h-04FFFFh
SA10	0001010	64/32	0A0000h-0AFFFFh	050000h-057FFFh
SA11	0001011	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
SA12	0001100	64/32	0C0000h-0CFFFh	060000h-067FFFh
SA13	0001101	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
SA14	0001110	64/32	0E0000h-0EFFFh	070000h-077FFFh
SA15	0001111	64/32	0F0000h-0FFFFh	078000h-07FFFh
SA16	0010000	64/32	100000h-10FFFFh	080000h-087FFFh
SA17	0010001	64/32	110000h-11FFFFh	088000h-08FFFFh
SA18	0010010	64/32	120000h-12FFFFh	090000h-097FFFh
SA19	0010011	64/32	130000h-13FFFFh	098000h-09FFFFh
SA20	0010100	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
SA21	0010101	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
SA22	0010110	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
SA23	0010111	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
SA24	0011000	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
SA25	0011001	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
SA26	0011010	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
SA27	0011011	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
SA28	0011100	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
SA29	0011101	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
SA30	0011110	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFh
SA31	0011111	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFh
SA32	0100000	64/32	200000h-20FFFFh	100000h-107FFFh
SA33	0100001	64/32	210000h-21FFFFh	108000h-10FFFFh
SA34	0100010	64/32	220000h-22FFFFh	110000h-117FFFh
SA35	0100011	64/32	230000h-23FFFFh	118000h-11FFFFh
SA36	0100100	64/32	240000h-24FFFFh	120000h-127FFFh
SA37	0100101	64/32	250000h-25FFFFh	128000h-12FFFFh
SA38	0100110	64/32	260000h-26FFFFh	130000h-137FFFh
SA39	0100111	64/32	270000h-27FFFh	138000h-13FFFFh
SA40	0101000	64/32	280000h-28FFFFh	140000h-147FFFh
SA41	0101001	64/32	290000h-29FFFFh	148000h-14FFFFh
SA42	0101010	64/32	2A0000h-2AFFFFh	150000h-157FFFh

Sector	A21-A15	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA64	1000000	64/32	400000h-40FFFFh	200000h-207FFFh
SA65	1000001	64/32	410000h-41FFFFh	208000h-20FFFh
SA66	1000010	64/32	420000h-42FFFFh	210000h-217FFFh
SA67	1000011	64/32	430000h-43FFFFh	218000h-21FFFFh
SA68	1000100	64/32	440000h-44FFFFh	220000h-227FFFh
SA69	1000101	64/32	450000h-45FFFFh	228000h-22FFFFh
SA70	1000110	64/32	460000h-46FFFFh	230000h-237FFFh
SA71	1000111	64/32	470000h-47FFFh	238000h-23FFFFh
SA72	1001000	64/32	480000h-48FFFFh	240000h-247FFFh
SA73	1001001	64/32	490000h-49FFFFh	248000h-24FFFFh
SA74	1001010	64/32	4A0000h-4AFFFFh	250000h-257FFFh
SA75	1001011	64/32	4B0000h-4BFFFFh	258000h-25FFFFh
SA76	1001100	64/32	4C0000h-4CFFFFh	260000h-267FFh
SA77	1001101	64/32	4D0000h-4DFFFFh	268000h-26FFFFh
SA78	1001110	64/32	4E0000h-4EFFFFh	270000h-277FFFh
SA79	1001111	64/32	4F0000h-4FFFFh	278000h-27FFFh
SA80	1010000	64/32	500000h-50FFFh	280000h-287FFFh
SA81	1010001	64/32	510000h-51FFFFh	288000h-28FFFFh
SA82	1010010	64/32	520000h-52FFFFh	290000h-297FFh
SA83	1010011	64/32	530000h-53FFFFh	298000h-29FFFFh
SA84	1010100	64/32	540000h-54FFFFh	2A0000h-2A7FFFh
SA85	1010101	64/32	550000h-55FFFFh	2A8000h-2AFFFFh
SA86	1010110	64/32	560000h-56FFFFh	2B0000h-2B7FFFh
SA87	1010111	64/32	570000h-57FFFh	2B8000h-2BFFFFh
SA88	1011000	64/32	580000h-58FFFFh	2C0000h-2C7FFFh
SA89	1011001	64/32	590000h-59FFFh	2C8000h-2CFFFFh
SA90	1011010	64/32	5A0000h-5AFFFFh	2D0000h-2D7FFFh
SA91	1011011	64/32	5B0000h-5BFFFFh	2D8000h-2DFFFFh
SA92	1011100	64/32	5C0000h-5CFFFFh	2E0000h-2E7FFh
SA93	1011101	64/32	5D0000h-5DFFFFh	2E8000h-2EFFFFh
SA94	1011110	64/32	5E0000h-5EFFFFh	2F0000h-2F7FFh
SA95	1011111	64/32	5F0000h-5FFFFh	2F8000h-2FFFFh
SA96	1100000	64/32	600000h-60FFFh	300000h-307FFFh
SA97	1100001	64/32	610000h-61FFFh	308000h-30FFFFh
SA98	1100010	64/32	620000h-62FFFFh	310000h-317FFFh
SA99	1100011	64/32	630000h-63FFFFh	318000h-31FFFFh
SA100	1100100	64/32	640000h-64FFFh	320000h-327FFFh
SA101	1100101	64/32	650000h-65FFFh	328000h-32FFFFh
SA102	1100110	64/32	660000h-66FFFh	330000h-337FFFh
SA103	1100111	64/32	670000h-67FFFh	338000h-33FFFFh
SA104	1101000	64/32	680000h-68FFFFh	340000h-347FFFh
SA105	1101001	64/32	690000h-69FFFh	348000h-34FFFFh
SA106	1101010	64/32	6A0000h-6AFFFh	350000h-357FFFh

Document Number: 001-98525 Rev. \*B Page 22 of 78



Table 6. S29GL064N (Models 01, 02, V1, V2) Sector Addresses (Continued)

Sector	A21-A15	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA43	0101011	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA44	0101100	64/32	2C0000h-2CFFFFh	160000h-167FFFh
SA45	0101101	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA46	0101110	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA47	0101111	64/32	2F0000h-2FFFFh	178000h-17FFFFh
SA48	0110000	64/32	300000h-30FFFFh	180000h-187FFFh
SA49	0110001	64/32	310000h-31FFFFh	188000h-18FFFFh
SA50	0110010	64/32	320000h-32FFFFh	190000h-197FFFh
SA51	0110011	64/32	330000h-33FFFFh	198000h-19FFFFh
SA52	0110100	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA53	0110101	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA54	0110110	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA55	0110111	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA56	0111000	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
SA57	0111001	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA58	0111010	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA59	0111011	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA60	0111100	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFh
SA61	0111101	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA62	0111110	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA63	0111111	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh

Sector	A21-A15	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA107	1101011	64/32	6B0000h-6BFFFFh	358000h-35FFFFh
SA108	1101100	64/32	6C0000h-6CFFFh	360000h-367FFFh
SA109	1101101	64/32	6D0000h-6DFFFFh	368000h-36FFFFh
SA110	1101110	64/32	6E0000h-6EFFFFh	370000h-377FFFh
SA111	1101111	64/32	6F0000h-6FFFFh	378000h-37FFFFh
SA112	1110000	64/32	700000h-70FFFh	380000h-387FFFh
SA113	1110001	64/32	710000h-71FFFFh	388000h-38FFFFh
SA114	1110010	64/32	720000h-72FFFh	390000h-397FFFh
SA115	1110011	64/32	730000h-73FFFFh	398000h-39FFFFh
SA116	1110100	64/32	740000h-74FFFFh	3A0000h-3A7FFFh
SA117	1110101	64/32	750000h-75FFFh	3A8000h-3AFFFFh
SA118	1110110	64/32	760000h-76FFFh	3B0000h-3B7FFFh
SA119	1110111	64/32	770000h-77FFFh	3B8000h-3BFFFFh
SA120	1111000	64/32	780000h-78FFFFh	3C0000h-3C7FFFh
SA121	1111001	64/32	790000h-79FFFh	3C8000h-3CFFFFh
SA122	1111010	64/32	7A0000h-7AFFFFh	3D0000h-3D7FFFh
SA123	1111011	64/32	7B0000h-7BFFFFh	3D8000h-3DFFFFh
SA124	1111100	64/32	7C0000h-7CFFFFh	3E0000h-3E7FFh
SA125	1111101	64/32	7D0000h-7DFFFFh	3E8000h-3EFFFFh
SA126	1111110	64/32	7E0000h-7EFFFh	3F0000h-3F7FFFh
SA127	1111111	64/32	7F0000h-7FFFFh	3F8000h-3FFFFFh

Table 7. S29GL064N (Model 03) Top Boot Sector Addresses

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA0	0000000xxx	64/32	000000h-00FFFFh	000000h-007FFFh
SA1	0000001xxx	64/32	010000h-01FFFFh	008000h-00FFFFh
SA2	0000010xxx	64/32	020000h-02FFFFh	010000h-017FFFh
SA3	0000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
SA4	0000100xxx	64/32	040000h-04FFFh	020000h-027FFFh
SA5	0000101xxx	64/32	050000h-05FFFh	028000h-02FFFFh
SA6	0000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh
SA7	0000111xxx	64/32	070000h-07FFFh	038000h-03FFFFh
SA8	0001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh
SA9	0001001xxx	64/32	090000h-09FFFh	048000h-04FFFFh
SA10	0001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh
SA11	0001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
SA12	0001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFh
SA13	0001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
SA14	0001110xxx	64/32	0E0000h-0EFFFh	070000h-077FFFh
SA15	0001111xxx	64/32	0F0000h-0FFFFh	078000h-07FFFh
SA16	0010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh
SA17	0010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA68	1000100xxx	64/32	440000h-44FFFFh	220000h-227FFFh
SA69	1000101xxx	64/32	450000h-45FFFFh	228000h-22FFFFh
SA70	1000110xxx	64/32	460000h-46FFFFh	230000h-237FFFh
SA71	1000111xxx	64/32	470000h-47FFFh	238000h-23FFFFh
SA72	1001000xxx	64/32	480000h-48FFFFh	240000h-247FFFh
SA73	1001001xxx	64/32	490000h-49FFFFh	248000h-24FFFFh
SA74	1001010xxx	64/32	4A0000h-4AFFFFh	250000h-257FFFh
SA75	1001011xxx	64/32	4B0000h-4BFFFFh	258000h-25FFFFh
SA76	1001100xxx	64/32	4C0000h-4CFFFFh	260000h-267FFh
SA77	1001101xxx	64/32	4D0000h-4DFFFFh	268000h-26FFFFh
SA78	1001110xxx	64/32	4E0000h-4EFFFFh	270000h-277FFFh
SA79	1001111xxx	64/32	4F0000h-4FFFFh	278000h-27FFFh
SA80	1010000xxx	64/32	500000h-50FFFFh	280000h-287FFFh
SA81	1010001xxx	64/32	510000h-51FFFFh	288000h-28FFFFh
SA82	1010010xxx	64/32	520000h-52FFFh	290000h-297FFh
SA83	1010011xxx	64/32	530000h-53FFFFh	298000h-29FFFFh
SA84	1010100xxx	64/32	540000h-54FFFh	2A0000h-2A7FFFh
SA85	1010101xxx	64/32	550000h-55FFFFh	2A8000h-2AFFFFh

Document Number: 001-98525 Rev. \*B Page 23 of 78



Table 7. S29GL064N (Model 03) Top Boot Sector Addresses (Continued)

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA18	0010010xxx	64/32	120000h-12FFFFh	090000h-097FFh
SA19	0010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
SA20	0010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh
SA21	0010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
SA22	0010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh
SA23	0010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
SA24	0011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh
SA25	0011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
SA26	0011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh
SA27	0011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
SA28	0011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh
SA29	0011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
SA30	0011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFh
SA31	0011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFh
SA32	0100000xxx	64/32	200000h-20FFFh	100000h-107FFFh
SA33	0100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
SA34	0100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh
SA35	0101011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
SA36	0100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh
SA37	0100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
SA38	0100110xxx	64/32	260000h-26FFFFh	130000h-137FFFh
SA39	0100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
SA40	0101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA86	1010110xxx	64/32	560000h-56FFFFh	2B0000h-2B7FFFh
SA87	1010111xxx	64/32	570000h-57FFFh	2B8000h-2BFFFFh
SA88	1011000xxx	64/32	580000h-58FFFFh	2C0000h-2C7FFh
SA89	1011001xxx	64/32	590000h-59FFFh	2C8000h-2CFFFFh
SA90	1011010xxx	64/32	5A0000h-5AFFFFh	2D0000h-2D7FFFh
SA91	1011011xxx	64/32	5B0000h-5BFFFFh	2D8000h-2DFFFFh
SA92	1011100xxx	64/32	5C0000h-5CFFFFh	2E0000h-2E7FFh
SA93	1011101xxx	64/32	5D0000h-5DFFFFh	2E8000h-2EFFFFh
SA94	1011110xxx	64/32	5E0000h-5EFFFFh	2F0000h-2F7FFFh
SA95	10111111xxx	64/32	5F0000h-5FFFFh	2F8000h-2FFFFh
SA96	1100000xxx	64/32	600000h-60FFFh	300000h-307FFFh
SA97	1100001xxx	64/32	610000h-61FFFh	308000h-30FFFFh
SA98	1100010xxx	64/32	620000h-62FFFFh	310000h-317FFFh
SA99	1100011xxx	64/32	630000h-63FFFFh	318000h-31FFFFh
SA100	1100100xxx	64/32	640000h-64FFFh	320000h-327FFFh
SA101	1100101xxx	64/32	650000h-65FFFFh	328000h-32FFFFh
SA102	1100110xxx	64/32	660000h-66FFFh	330000h-337FFFh
SA103	1100111xxx	64/32	670000h-67FFFh	338000h-33FFFFh
SA104	1101000xxx	64/32	680000h-68FFFFh	340000h-347FFFh
SA105	1101001xxx	64/32	690000h-69FFFh	348000h-34FFFFh
SA106	1101010xxx	64/32	6A0000h-6AFFFFh	350000h-357FFFh
SA107	1101011xxx	64/32	6B0000h-6BFFFFh	358000h-35FFFFh
SA108	1101100xxx	64/32	6C0000h-6CFFFh	360000h-367FFh



Table 7. S29GL064N (Model 03) Top Boot Sector Addresses (Continued)

		Sector		
Sector	A21-A12	Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA41	0101001xxx	64/32	290000h-29FFFh	148000h-14FFFFh
SA42	0101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
SA43	0101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA44	0101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
SA45	0101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA46	0101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA47	0101111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh
SA48	0110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
SA49	0110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
SA50	0110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
SA51	0110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
SA52	0110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA53	0110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA54	0110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA55	0110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA56	0111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
SA57	0111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA58	0111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA59	0111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA60	0111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
SA61	0111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA62	0111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA63	01111111xxx	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh
SA64	1000000xxx	64/32	400000h-40FFFFh	200000h-207FFFh
SA65	1000001xxx	64/32	410000h-41FFFFh	208000h-20FFFFh
SA66	1000010xxx	64/32	420000h-42FFFFh	210000h-217FFFh
SA67	1000011xxx	64/32	430000h-43FFFFh	218000h-21FFFFh

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA109	1101101xxx	64/32	6D0000h-6DFFFFh	368000h-36FFFFh
SA110	1101110xxx	64/32	6E0000h-6EFFFFh	370000h-377FFFh
SA111	11011111xxx	64/32	6F0000h-6FFFFh	378000h-37FFFFh
SA112	1110000xxx	64/32	700000h-70FFFh	380000h-387FFFh
SA113	1110001xxx	64/32	710000h-71FFFFh	388000h-38FFFFh
SA114	1110010xxx	64/32	720000h-72FFFh	390000h-397FFFh
SA115	1110011xxx	64/32	730000h-73FFFFh	398000h-39FFFFh
SA116	1110100xxx	64/32	740000h-74FFFh	3A0000h-3A7FFFh
SA117	1110101xxx	64/32	750000h-75FFFh	3A8000h-3AFFFFh
SA118	1110110xxx	64/32	760000h-76FFFh	3B0000h-3B7FFFh
SA119	1110111xxx	64/32	770000h-77FFFFh	3B8000h-3BFFFFh
SA120	1111000xxx	64/32	780000h-78FFFFh	3C0000h-3C7FFFh
SA121	1111001xxx	64/32	790000h-79FFFh	3C8000h-3CFFFFh
SA122	1111010xxx	64/32	7A0000h-7AFFFFh	3D0000h-3D7FFFh
SA123	1111011xxx	64/32	7B0000h-7BFFFFh	3D8000h-3DFFFFh
SA124	1111100xxx	64/32	7C0000h-7CFFFFh	3E0000h-3E7FFFh
SA125	1111101xxx	64/32	7D0000h-7DFFFFh	3E8000h-3EFFFFh
SA126	1111110xxx	64/32	7E0000h-7EFFFFh	3F0000h-3F7FFFh
SA127	1111111000	8/4	7F0000h-7F1FFFh	3F8000h-3F8FFFh
SA128	1111111001	8/4	7F2000h-7F3FFFh	3F9000h-3F9FFFh
SA129	1111111010	8/4	7F4000h-7F5FFFh	3FA000h-3FAFFFh
SA130	1111111011	8/4	7F6000h-7F7FFFh	3FB000h-3FBFFFh
SA131	1111111100	8/4	7F8000h-7F9FFFh	3FC000h-3FCFFFh
SA132	1111111101	8/4	7FA000h-7FBFFFh	3FD000h-3FDFFFh
SA133	1111111110	8/4	7FC000h-7FDFFFh	3FE000h-3FEFFFh
SA134	1111111111	8/4	7FE000h-7FFFFh	3FF000h-3FFFFFh

Table 8. S29GL064N (Model 04) Bottom Boot Sector Addresses

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA0	000000000	8/4	000000h-001FFFh	000000h-000FFFh
SA1	000000001	8/4	002000h-003FFFh	001000h-001FFFh
SA2	000000010	8/4	004000h-005FFFh	002000h-002FFFh
SA3	000000011	8/4	006000h-007FFFh	003000h-003FFFh
SA4	000000100	8/4	008000h-009FFFh	004000h-004FFFh
SA5	000000101	8/4	00A000h-00BFFFh	005000h-005FFFh
SA6	0000000110	8/4	00C000h-00DFFFh	006000h-006FFFh
SA7	0000000111	8/4	00E000h-00FFFFh	007000h-007FFFh
SA8	0000001xxx	64/32	010000h-01FFFFh	008000h-00FFFFh
SA9	0000010xxx	64/32	020000h-02FFFFh	010000h-017FFFh
SA10	0000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
SA11	0000100xxx	64/32	040000h-04FFFh	020000h-027FFFh

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA45	0100110xxx	64/32	260000h-26FFFh	130000h-137FFFh
SA46	0100111xxx	64/32	270000h-27FFFh	138000h-13FFFFh
SA47	0101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
SA48	0101001xxx	64/32	290000h-29FFFh	148000h-14FFFFh
SA49	0101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
SA50	0101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA51	0101100xxx	64/32	2C0000h-2CFFFFh	160000h-167FFFh
SA52	0101101xxx	64/32	2D0000h-2DFFFFh	168000h-16FFFFh
SA53	0101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA54	0101111xxx	64/32	2F0000h-2FFFFh	178000h-17FFFFh
SA55	0110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
SA56	0110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh

Document Number: 001-98525 Rev. \*B Page 25 of 78



Table 8. S29GL064N (Model 04) Bottom Boot Sector Addresses (Continued)

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range		
SA12	0000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh		
SA13	0000110xxx	64/32	060000h-06FFFFh	030000h-037FFFh		
SA14	0000111xxx	64/32	070000h-07FFFh	038000h-03FFFFh		
SA15	0001000xxx	64/32	080000h-08FFFFh	040000h-047FFFh		
SA16	0001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh		
SA17	0001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFh		
SA18	0001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh		
SA19	0001100xxx	64/32	0C0000h-0CFFFh	060000h-067FFFh		
SA20	0001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh		
SA21	0001110xxx	64/32	0E0000h-0EFFFh	070000h-077FFFh		
SA22	0001111xxx	64/32	0F0000h-0FFFFh	078000h-07FFFh		
SA23	0010000xxx	64/32	100000h-10FFFFh	080000h-087FFFh		
SA24	0010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh		
SA25	0010010xxx	64/32	120000h-12FFFFh	090000h-097FFh		
SA26	0010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh		
SA27	0010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFh		
SA28	0010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh		
SA29	0010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFh		
SA30	0010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh		
SA31	0011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFh		
SA32	0011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh		
SA33	0011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFh		
SA34	0011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh		
SA35	0011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFh		
SA36	0011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh		
SA37	0011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFh		
SA38	0011111xxx	64/32	1F0000h-1FFFFFh	0F8000h-0FFFFh		
SA39	0100000xxx	64/32	200000h-20FFFFh	100000h-107FFFh		
SA40	0100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh		
SA41	0100010xxx	64/32	220000h-22FFFFh	110000h-117FFFh		
SA42	0100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh		
SA43	0100100xxx	64/32	240000h-24FFFFh	120000h-127FFFh		
SA44	0100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh		
SA90	1010011xxx	64/32	530000h-53FFFFh	298000h-29FFFFh		
SA91	1010100xxx	64/32	540000h-54FFFh	2A0000h-2A7FFFh		
SA92	1010101xxx	64/32	550000h-55FFFFh	2A8000h-2AFFFFh		
SA93	1010110xxx	64/32	560000h-56FFFh	2B0000h-2B7FFFh		
SA94	1010111xxx	64/32	570000h-57FFFh	2B8000h-2BFFFFh		
SA95	1011000xxx	64/32	580000h-58FFFFh	2C0000h-2C7FFh		
SA96	1011001xxx	64/32	590000h-59FFFh	2C8000h-2CFFFFh		
SA97	1011010xxx	64/32	5A0000h-5AFFFFh	2D0000h-2D7FFFh		
SA98	1011011xxx	64/32	5B0000h-5BFFFFh	2D8000h-2DFFFFh		
SA99	1011100xxx	64/32	5C0000h-5CFFFh	2E0000h-2E7FFh		
SA100	1011101xxx	64/32	5D0000h-5DFFFFh	2E8000h-2EFFFFh		

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA57	0110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
SA58	0110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
SA59	0110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA60	0110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA61	0110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA62	0110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA63	0111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
SA64	0111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA65	0111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA66	0111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA67	0111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFh
SA68	0111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA69	0111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA70	01111111xxx	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh
SA71	1000000xxx	64/32	400000h-40FFFFh	200000h-207FFFh
SA72	1000001xxx	64/32	410000h-41FFFFh	208000h-20FFFh
SA73	1000010xxx	64/32	420000h-42FFFFh	210000h-217FFFh
SA74	1000011xxx	64/32	430000h-43FFFFh	218000h-21FFFFh
SA75	1000100xxx	64/32	440000h-44FFFFh	220000h-227FFFh
SA76	1000101xxx	64/32	450000h-45FFFFh	228000h-22FFFFh
SA77	1000110xxx	64/32	460000h-46FFFFh	230000h-237FFFh
SA78	1000111xxx	64/32	470000h-47FFFh	238000h-23FFFFh
SA79	1001000xxx	64/32	480000h-48FFFFh	240000h-247FFFh
SA80	1001001xxx	64/32	490000h-49FFFFh	248000h-24FFFFh
SA81	1001010xxx	64/32	4A0000h-4AFFFFh	250000h-257FFh
SA82	1001011xxx	64/32	4B0000h-4BFFFFh	258000h-25FFFFh
SA83	1001100xxx	64/32	4C0000h-4CFFFFh	260000h-267FFh
SA84	1001101xxx	64/32	4D0000h-4DFFFFh	268000h-26FFFFh
SA85	1001110xxx	64/32	4E0000h-4EFFFFh	270000h-277FFh
SA86	1001111xxx	64/32	4F0000h-4FFFFh	278000h-27FFFh
SA87	1010000xxx	64/32	500000h-50FFFFh	280000h-28FFFFh
SA88	1010001xxx	64/32	510000h-51FFFFh	288000h-28FFFFh
SA89	1010010xxx	64/32	520000h-52FFFFh	290000h-297FFh
SA112	1101001xxx	64/32	690000h-69FFFFh	348000h-34FFFFh
SA113	1101010xxx	64/32	6A0000h-6AFFFFh	350000h-357FFFh
SA114	1101011xxx	64/32	6B0000h-6BFFFFh	358000h-35FFFFh
SA115	1101100xxx	64/32	6C0000h-6CFFFFh	360000h-367FFFh
SA116	1101101xxx	64/32	6D0000h-6DFFFFh	368000h-36FFFFh
SA117	1101110xxx	64/32	6E0000h-6EFFFFh	370000h-377FFFh
SA118	11011111xxx	64/32	6F0000h-6FFFFh	378000h-37FFFFh
SA119	1110000xxx	64/32	700000h-70FFFh	380000h-387FFFh
SA120	1110001xxx	64/32	710000h-71FFFh	388000h-38FFFFh
SA121	1110010xxx	64/32	720000h-72FFFh	390000h-397FFh
SA122	1110011xxx	64/32	730000h-73FFFFh	398000h-39FFFFh

Document Number: 001-98525 Rev. \*B



Table 8. S29GL064N (Model 04) Bottom Boot Sector Addresses (Continued)

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA101	1011110xxx	64/32	5E0000h-5EFFFFh	2F0000h-2F7FFFh
SA102	10111111xxx	64/32	5F0000h-5FFFFh	2F8000h-2FFFFh
SA103	1100000xxx	64/32	600000h-60FFFh	300000h-307FFFh
SA104	1100001xxx	64/32	610000h-61FFFh	308000h-30FFFFh
SA105	1100010xxx	64/32	620000h-62FFFFh	310000h-317FFFh
SA106	1100011xxx	64/32	630000h-63FFFFh	318000h-31FFFFh
SA107	1100100xxx	64/32	640000h-64FFFh	320000h-327FFFh
SA108	1100101xxx	64/32	650000h-65FFFFh	328000h-32FFFFh
SA109	1100110xxx	64/32	660000h-66FFFFh	330000h-337FFFh
SA110	1100111xxx	64/32	670000h-67FFFh	338000h-33FFFFh
SA111	1101000xxx	64/32	680000h-68FFFFh	340000h-347FFFh

Sector	A21-A12	Sector Size (KB/ Kwords)	8-bit Address Range	16-bit Address Range
SA123	1110100xxx	64/32	740000h-74FFFFh	3A0000h-3A7FFFh
SA124	1110101xxx	64/32	750000h-75FFFFh	3A8000h-3AFFFFh
SA125	1110110xxx	64/32	760000h-76FFFh	3B0000h-3B7FFFh
SA126	1110111xxx	64/32	770000h-77FFFFh	3B8000h-3BFFFFh
SA127	1111000xxx	64/32	780000h-78FFFFh	3C0000h-3C7FFh
SA128	1111001xxx	64/32	790000h-79FFFh	3C8000h-3CFFFFh
SA129	1111010xxx	64/32	7A0000h-7AFFFFh	3D0000h-3D7FFFh
SA130	1111011xxx	64/32	7B0000h-7BFFFFh	3D8000h-3DFFFFh
SA131	1111100xxx	64/32	7C0000h-7CFFFFh	3E0000h-3E7FFh
SA132	1111101xxx	64/32	7D0000h-7DFFFFh	3E8000h-3EFFFFh
SA133	1111110xxx	64/32	7E0000h-7EFFFFh	3F0000h-3F7FFh
SA134	11111111xxx	64/32	7F0000h-7FFFFh	3F8000h-3FFFFh

Table 9. S29GL064N (Models 06, 07, V6, V7) Sector Addresses

Sector	A21-A15	16-bit Address Range
SA0	0000000	000000-007FFF
SA1	0000001	008000-00FFFF
SA2	0000010	010000-017FFF
SA3	0000011	018000-01FFFF
SA4	0000100	020000-027FFF
SA5	0000101	028000-02FFFF
SA6	0000110	030000-037FFF
SA7	0000111	038000-03FFFF
SA8	0001000	040000-047FFF
SA9	0001001	048000-04FFFF
SA10	0001010	050000-057FFF
SA11	0001011	058000-05FFFF
SA12	0001100	060000-067FFF
SA13	0001101	068000-06FFFF
SA14	0001110	070000-077FFF
SA15	0001111	078000-07FFFF
SA16	0010000	080000-087FFF
SA17	0010001	088000-08FFFF
SA18	0010010	090000-097FFF
SA19	0010011	098000-09FFFF
SA20	0010100	0A0000-0A7FFF
SA21	0010101	0A8000-0AFFFF
SA22	0010110	0B0000-0B7FFF
SA23	0010111	0B8000-0BFFFF
SA24	0011000	0C0000-0C7FFF
SA25	0011001	0C8000-0CFFFF
SA26	0011010	0D0000-0D7FFF
SA27	0011011	0D8000-0DFFFF

Sector	A21-A15	16-bit Address Range
SA64	1000000	100000-107FFF
SA65	1000001	108000-10FFFF
SA66	1000010	110000-117FFF
SA67	1000011	118000–11FFFF
SA68	1000100	120000-127FFF
SA69	1000101	128000-12FFFF
SA70	1000110	130000-137FFF
SA71	1000111	138000-13FFFF
SA72	1001000	140000-147FFF
SA73	1001001	148000-14FFFF
SA74	1001010	150000-157FFF
SA75	1001011	158000-15FFFF
SA76	1001100	160000-167FFF
SA77	1001101	168000-16FFFF
SA78	1001110	170000-177FFF
SA79	1001111	178000-17FFFF
SA80	1010000	180000-187FFF
SA81	1010001	188000-18FFFF
SA82	1010010	190000-197FFF
SA83	1010011	198000-19FFFF
SA84	1010100	1A0000-1A7FFF
SA85	1010101	1A8000-1AFFFF
SA86	1010110	1B0000-1B7FFF
SA87	1010111	1B8000-1BFFFF
SA88	1011000	1C0000-1C7FFF
SA89	1011001	1C8000-1CFFFF
SA90	1011010	1D0000-1D7FFF
SA91	1011011	1D8000-1DFFFF

Document Number: 001-98525 Rev. \*B Page 27 of 78



Table 9. S29GL064N (Models 06, 07, V6, V7) Sector Addresses (Continued)

Sector	A21-A15	16-bit Address Range
SA28	0011100	0E0000-0E7FF
SA29	0011101	0E8000-0EFFFF
SA30	0011110	0F0000-0F7FFF
SA31	0011111	0F8000-0FFFF
SA32	0100000	200000-207FFF
SA33	0100001	208000-20FFFF
SA34	0100010	210000-217FFF
SA35	0100011	218000-21FFFF
SA36	0100100	220000-227FFF
SA37	0100101	228000-22FFFF
SA38	0100110	230000-237FFF
SA39	0100111	238000-23FFFF
SA40	0101000	240000-247FFF
SA41	0101001	248000-24FFFF
SA42	0101010	250000-257FFF
SA43	0101011	258000-25FFFF
SA44	0101100	260000-267FFF
SA45	0101101	268000-26FFFF
SA46	0101110	270000–277FFF
SA47	0101111	278000-27FFFF
SA48	0110000	280000-287FFF
SA49	0110001	288000-28FFFF
SA50	0110010	290000-297FFF
SA51	0110011	298000-29FFFF
SA52	0110100	2A0000-2A7FFF
SA53	0110101	2A8000-2AFFFF
SA54	0110110	2B0000-2B7FFF
SA55	0110111	2B8000-2BFFFF
SA56	0111000	2C0000-2C7FFF
SA57	0111001	2C8000-2CFFFF
SA58	0111010	2D0000-2D7FFF
SA59	0111011	2D8000-2DFFFF
SA60	0111100	2E0000-2E7FFF
SA61	0111101	2E8000-2EFFFF
SA62	0111110	2F0000-2F7FFF
SA63	0111111	2F8000–2FFFFF

Sector	A21-A15	16-bit Address Range
SA92	1011100	1E0000-1E7FFF
SA93	1011101	1E8000-1EFFFF
SA94	1011110	1F0000-1F7FFF
SA95	1011111	1F8000-1FFFFF
SA96	1100000	300000-307FFF
SA97	1100001	308000-30FFFF
SA98	1100010	310000-317FFF
SA99	1100011	318000–31FFFF
SA100	1100100	320000-327FFF
SA101	1100101	328000-32FFFF
SA102	1100110	330000-337FFF
SA103	1100111	338000-33FFFF
SA104	1101000	340000-347FFF
SA105	1101001	348000-34FFFF
SA106	1101010	350000-357FFF
SA107	1101011	358000-35FFFF
SA108	1101100	360000-367FFF
SA109	1101101	368000-36FFFF
SA110	1101110	370000-377FFF
SA111	1101111	378000-37FFFF
SA112	1110000	380000-387FFF
SA113	1110001	388000-38FFFF
SA114	1110010	390000-397FFF
SA115	1110011	398000-39FFFF
SA116	1110100	3A0000-3A7FFF
SA117	1110101	3A8000-3AFFFF
SA118	1110110	3B0000-3B7FFF
SA119	1110111	3B8000-3BFFFF
SA120	1111000	3C0000-3C7FFF
SA121	1111001	3C8000-3CFFFF
SA122	1111010	3D0000-3D7FFF
SA123	1111011	3D8000-3DFFFF
SA124	1111100	3E0000-3E7FFF
SA125	1111101	3E8000-3EFFFF
SA126	1111110	3F0000-3F7FFF
SA127	1111111	3F8000–3FFFFF



#### 8.8 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{ID}$  on address pin A9. Address pins A6, A3, A2, A1, and A0 must be as shown in Table 10 on page 29. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 3 - Table 9). Table 10 shows the remaining address bits that are don't care. When all necessary bits are set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 17 on page 47 and Table 19 on page 50. This method does not require  $V_{\text{ID}}$ . Refer to the Autoselect Command Sequence section for more information.

Table 10. Autoselect Codes, (High Voltage Method)

														D004 D045			DQ7 to DQ0	
Description		CE#	OE# W	# WE#	A <sub>max</sub> to	A14 to	A9	A8 to	A6	A5 to	A3 to	A1	Α0	DQ8 to DQ15		Model Number		
-	occonputer.	02.11	02		A15	A10	7.0	A7	710	A4	A2	, , ,	7.0	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	01, 02 V1, V2	03, 04	06, 07, V6, V7
	acturer ID: ss Products	L	L	Н	Х	Х	V <sub>ID</sub>	Х	L	х	L	L	L	00	х	01h	01h	01h
Z	Cycle 1										L	L	Н	22	Х	7Eh	7Eh	7Eh
7907	Cycle 2		L	Н	X	X	V <sub>ID</sub>	Х		Х	Н	Н	L	22	Х	0Ch	10h	13h
S29GL064N	Cycle 3	_	_		^	Α .	VID		_		Н	Н	Н	22	х	01h	00h (04, bottom boot) 01h (03, top boot)	01h
Z	Cycle 1										L	L	Н	22	Х	7Eh	7Eh	
L032	Cycle 2	L	L	Н	X	X	V <sub>ID</sub>	Х		Х	Н	Н	L	22	Х	1Dh	1Ah	
S29GL032N	Cycle 3		_				·ID				Н	Н	Н	22	х	00h	00h (04, bottom boot) 01h (03, top boot)	
Sector Verifica	Protection ation	L	L	Н	SA	Х	V <sub>ID</sub>	Х	L	Х	L	Н	L	Х	х		01h (protected), 00h (unprotected)	
Indicat WP# p	ed Silicon Sector or Bit (DQ7), rotects highest s sector	L	L	Н	х	х	V <sub>ID</sub>	х	L	x	L	Н	Н	х	х	For	S29GL064N and S29GL03 9A (factory locked), 1A (not factory locked)	32N:
Indicat WP# p	ed Silicon Sector or Bit (DQ7), rotects lowest s sector	L	L	Н	Х	x	V <sub>ID</sub>	Х	L	х	L	Н	Н	Х	Х	For	S29GL064N and S29GL03 8A (factory locked), 0A (not factory locked)	32N:

#### Legend

 $L = Logic\ Low = V_{IL}$   $H = Logic\ High = V_{IH}$   $SA = Sector\ Address$  $X = Don't\ care$ 



#### 8.9 Advanced Sector Protection

The device features several levels of sector protection, which can disable both the program and erase operations in certain sectors:

#### 8.9.1 Persistent Sector Protection

A command sector protection method that replaces the old 12 V controlled protection method.

#### 8.9.2 Password Sector Protection

A highly sophisticated protection method that requires a password before changes to certain sectors are permitted

#### 8.9.3 WP# Hardware Protection

A write protect pin that can prevent program or erase operations in the outermost sectors.

The WP# Hardware Protection feature is always available, independent of the software managed protection method chosen.

#### 8.9.4 Selecting a Sector Protection Mode

All parts default to operate in the Persistent Sector Protection mode. The user must then choose if the Persistent or Password Protection method is most desirable. There are two one-time programmable non-volatile bits that define which sector protection method is used. If the user decides to continue using the Persistent Sector Protection method, they must set the **Persistent Sector Protection Mode Locking Bit**. This permanently sets the part to operate only using Persistent Sector Protection. If the user decides to use the password method, they must set the **Password Mode Locking Bit**. This permanently sets the part to operate only using password sector protection.

It is important to remember that setting either the **Persistent Sector Protection Mode Locking Bit** or the **Password Mode Locking Bit** permanently selects the protection mode. It is not possible to switch between the two methods once a locking bit is set. It is important that one mode is explicitly selected when the device is first programmed, rather than relying on the default mode alone. This is so that it is not possible for a system program or virus to later set the Password Mode Locking Bit, which would cause an unexpected shift from the default Persistent Sector Protection Mode into the Password Protection Mode.

The device is shipped with all sectors unprotected. Cypress offers the option of programming and protecting sectors at the factory prior to shipping the device through the ExpressFlash™ Service. Contact your sales representative for details.

It is possible to determine whether a sector is protected or unprotected. See Autoselect Command Sequence on page 39 for details.

# 8.10 Lock Register

The Lock Register consists of 3 bits (DQ2, DQ1, and DQ0). These DQ2, DQ1, DQ0 bits of the Lock Register are programmable by the user. Users are not allowed to program both DQ2 and DQ1 bits of the Lock Register to the 00 state. If the user tries to program DQ2 and DQ1 bits of the Lock Register to the 00 state, the device aborts the Lock Register back to the default 11 state. The programming time of the Lock Register is same as the typical word programming time (t<sub>WHWH1</sub>) without utilizing the Write Buffer of the device. During a Lock Register programming sequence execution, the DQ6 Toggle Bit I toggles until the programming of the Lock Register has completed to indicate programming status. All Lock Register bits are readable to allow users to verify Lock Register statuses.

The Customer Secured Silicon Sector Protection Bit is DQ0, Persistent Protection Mode Lock Bit is DQ1, and Password Protection Mode Lock Bit is DQ2 are accessible by all users. Each of these bits are non-volatile. DQ15-DQ3 are reserved and must be 1's when the user tries to program the DQ2, DQ1, and DQ0 bits of the Lock Register. The user is not required to program DQ2, DQ1 and DQ0 bits of the Lock Register at the same time. This allows users to lock the Secured Silicon Sector and then set the device either permanently into Password Protection Mode or Persistent Protection Mode and then lock the Secured Silicon Sector at separate instances and time frames.

- Secured Silicon Sector Protection allows the user to lock the Secured Silicon Sector area
- Persistent Protection Mode Lock Bit allows the user to set the device permanently to operate in the Persistent Protection Mode
- Password Protection Mode Lock Bit allows the user to set the device permanently to operate in the Password Protection Mode

Document Number: 001-98525 Rev. \*B Page 30 of 78



Table 11. Lock Register

DO	Q15-3	DQ2	DQ1	DQ0
Dor	n't Care	Password Protection Mode Lock Bit	Persistent Protection Mode Lock Bit	Secured Silicon Sector Protection Bit

#### 8.11 Persistent Sector Protection

The Persistent Sector Protection method replaces the old 12 V controlled protection method while at the same time enhancing flexibility by providing three different sector protection states.

Dynamically Locked	The sector is protected and can be changed by a simple command			
Persistently Locked	A sector is protected and cannot be changed			
Unlocked	The sector is unprotected and can be changed by a simple command			

To achieve these states, three types of "bits" are used:

#### 8.11.1 Dynamic Protection Bit (DYB)

A volatile protection bit is assigned for each sector. After power-up or hardware reset, the contents of all DYB bits are in the "unprotected state". Each DYB is individually modifiable through the DYB Set Command and DYB Clear Command. The DYB bits and *Persistent Protect Bits* (PPB) Lock bit are defaulted to power up in the cleared state or unprotected state - meaning the all PPB bits are changeable.

The Protection State for each sector is determined by the logical OR of the PPB and the DYB related to that sector. For the sectors that have the PPB bits cleared, the DYB bits control whether or not the sector is protected or unprotected. By issuing the DYB Set and DYB Clear command sequences, the DYB bits is protected or unprotected, thus placing each sector in the protected or unprotected state. These are the so-called Dynamic Locked or Unlocked states. They are called dynamic states because it is very easy to switch back and forth between the protected and un-protected conditions. This allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed.

The DYB bits maybe set or cleared as often as needed. The PPB bits allow for a more static, and difficult to change, level of protection. The PPB bits retain their state across power cycles because they are Non-Volatile. Individual PPB bits are set with a program command but must all be cleared as a group through an erase command.

The PPB Lock Bit adds an additional level of protection. Once all PPB bits are programmed to the desired settings, the PPB Lock Bit may be set to the "freeze state". Setting the PPB Lock Bit to the "freeze state" disables all program and erase commands to the Non-Volatile PPB bits. In effect, the PPB Lock Bit locks the PPB bits into their current state. The only way to clear the PPB Lock Bit to the "unfreeze state" is to go through a power cycle, or hardware reset. The Software Reset command does not clear the PPB Lock Bit to the "unfreeze state". System boot code can determine if any changes to the PPB bits are needed e.g. to allow new system code to be downloaded. If no changes are needed then the boot code can set the PPB Lock Bit to disable any further changes to the PPB bits during system operation.

The WP# write protect pin adds a final level of hardware protection. When this pin is low it is not possible to change the contents of the WP# protected sectors. These sectors generally hold system boot code. So, the WP# pin can prevent any changes to the boot code that could override the choices made while setting up sector protection during system initialization.

It is possible to have sectors that have been persistently locked, and sectors that are left in the dynamic state. The sectors in the dynamic state are all unprotected. If there is a need to protect some of them, a simple DYB Set command sequence is all that is necessary. The DYB Set and DYB Clear commands for the dynamic sectors switch the DYB bits to signify protected and unprotected, respectively. If there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock Bit must be disabled to the "unfreeze state" by either putting the device through a power-cycle, or hardware reset. The PPB bits can then be changed to reflect the desired settings. Setting the PPB Lock Bit once again to the "freeze state" locks the PPB bits, and the device operates normally again.

To achieve the best protection, execute the PPB Lock Bit Set command early in the boot code, and protect the boot code by holding  $WP\# = V_{II}$ .

Document Number: 001-98525 Rev. \*B Page 31 of 78



#### 8.11.2 Persistent Protection Bit (PPB)

A single Persistent (non-volatile) Protection Bit is assigned to each sector. If a PPB is programmed to the protected state through the "PPB Program" command, that sector is protected from program or erase operations and is therefor read-only. If a PPB requires erasure, all of the sector PPB bits must first be erased in parallel through the "All PPB Erase" command. The "All PPB Erase" command preprograms all PPB bits prior to PPB erasing. All PPB bits erase in parallel, unlike programming where individual PPB bits are programmable. The PPB bits are limited to the same number of cycles as a flash memory sector.

Programming the PPB bit requires the typical word programming time without utilizing the Write Buffer. During a PPB bit programming and all PPB bit erasing sequence executions, the DQ6 Toggle Bit I toggles until the programming of the PPB bit or erasing of all PPB bits has completed to indicate programming and erasing status. Erasing all of the PPB bits at once requires typical sector erase time. During the erasing of all PPB bits, the DQ3 Sector Erase Timer bit outputs a 1 to indicate the erasure of all PPB bits are in progress. When the erasure of all PPB bits has completed, the DQ3 Sector Erase Timer bit outputs a 0 to indicate that all PPB bits have been erased. Reading the PPB Status bit requires the initial access time of the device.

# 8.11.3 Persistent Protection Bit Lock (PPB Lock Bit)

A global volatile bit. When set to the "freeze state", the PPB bits cannot be changed. When cleared to the "unfreeze state", the PPB bits are changeable. There is only one PPB Lock Bit per device. The PPB Lock Bit is cleared to the "unfreeze state" at power-up or hardware reset. There is no command sequence to unlock or "unfreeze" the PPB Lock Bit.

Configuring the PPB Lock Bit to the freeze state requires approximately 100ns. Reading the PPB Lock Status bit requires the initial access time (t<sub>ACC</sub>) of the device.

	<b>Protection States</b>		
DYB Bit	PPB Bit	PPB Lock Bit	Sector State
Unprotect	Unprotect	Unfreeze	Unprotected – PPB and DYB are changeable
Unprotect	Unprotect	Freeze	Unprotected – PPB not changeable, DYB is changeable
Unprotect	Protect	Unfreeze	Protected – PPB and DYB are changeable
Unprotect	Protect	Freeze	Protected – PPB not changeable, DYB is changeable
Protect	Unprotect	Unfreeze	Protected – PPB and DYB are changeable
Protect	Unprotect	Freeze	Protected – PPB not changeable, DYB is changeable
Protect	Protect	Unfreeze	Protected – PPB and DYB are changeable
Protect	Protect	Freeze	Protected – PPB not changeable, DYB is changeable

Table 12. Sector Protection Schemes

Table 12 contains all possible combinations of the DYB bit, PPB bit, and PPB Lock Bit relating to the status of the sector. In summary, if the PPB bit is set, and the PPB Lock Bit is set, the sector is protected and the protection cannot be removed until the next power cycle or hardware reset clears the PPB Lock Bit to "unfreeze state". If the PPB bit is cleared, the sector can be dynamically locked or unlocked. The DYB bit then controls whether or not the sector is protected or unprotected. If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode. A program command to a protected sector enables status polling for approximately 1 µs before the device returns to read mode without having modified the contents of the protected sector. An erase command to a protected sector enables status polling for approximately 50 µs after which the device returns to read mode without having erased the protected sector. The programming of the DYB bit, PPB bit, and PPB Lock Bit for a given sector can be verified by writing a DYB Status Read, PPB Status Read, and PPB Lock Status Read commands to the device.

The Autoselect Sector Protection Verification outputs the OR function of the DYB bit and PPB bit per sector basis. When the OR function of the DYB bit and PPB bit is a 1, the sector is either protected by DYB or PPB or both. When the OR function of the DYB bit and PPB bit is a 0, the sector is unprotected through both the DYB and PPB.

Document Number: 001-98525 Rev. \*B



#### 8.12 Password Sector Protection

The Password Sector Protection method allows an even higher level of security than the Persistent Sector Protection method. There are two main differences between the Persistent Sector Protection and the Password Sector Protection methods:

- When the device is first powered on, or comes out of a reset cycle, the PPB Lock Bit is set to the locked state, or the freeze state, rather than cleared to the unlocked state, or the unfreeze state.
- The only means to clear and unfreeze the PPB Lock Bit is by writing a unique 64-bit Password to the device.

The Password Sector Protection method is otherwise identical to the Persistent Sector Protection method.

A 64-bit password is the only additional tool utilized in this method.

The password is stored in a one-time programmable (OTP) region outside of the flash memory. Once the Password Protection Mode Lock Bit is set, the password is permanently set with no means to read, program, or erase it. The password is used to clear and unfreeze the PPB Lock Bit. The Password Unlock command must be written to the flash, along with a password. The flash device internally compares the given password with the pre-programmed password. If they match, the PPB Lock Bit is cleared to the *unfreezed state*, and the PPB bits can be altered. If they do not match, the flash device does nothing. There is a built-in 2 µs delay for each *password check* after the valid 64-bit password is entered for the PPB Lock Bit to be cleared to the "unfreezed state". This delay is intended to thwart any efforts to run a program that tries all possible combinations in order to crack the password.

#### 8.13 Password and Password Protection Mode Lock Bit

In order to select the Password Sector Protection method, the user must first program the password. Cypress recommends that the password be somehow correlated to the unique Electronic Serial Number (ESN) of the particular flash device. Each ESN is different for every flash device; therefore each password should be different for every flash device. While programming in the password region, the customer may perform Password Read operations. Once the desired password is programmed in, the customer must then set the Password Protection Mode Lock Bit. This operation achieves two objectives:

- 1. It permanently sets the device to operate using the Password Protection Mode. It is not possible to reverse this function.
- 2. It also disables all further commands to the password region. All program, and read operations are ignored.

Both of these objectives are important, and if not carefully considered, may lead to unrecoverable errors. The user must be sure that the Password Sector Protection method is desired when programming the Password Protection Mode Lock Bit. More importantly, the user must be sure that the password is correct when the Password Protection Mode Lock Bit is programmed. Due to the fact that read operations are disabled, there is no means to read what the password is afterwards. If the password is lost after programming the Password Protection Mode Lock Bit, there is no way to clear and unfreeze the PPB Lock Bit. The Password Protection Mode Lock Bit, once programmed, prevents reading the 64-bit password on the DQ bus and further password programming. The Password Protection Mode Lock Bit is not erasable. Once Password Protection Mode Lock Bit is programmed, the Persistent Protection Mode Lock Bit is disabled from programming, guaranteeing that no changes to the protection scheme are allowed.

#### 8.13.1 64-bit Password

The 64-bit Password is located in its own memory space and is accessible through the use of the Password Program and Password Read commands. The password function works in conjunction with the Password Protection Mode Lock Bit, which when programmed, prevents the Password Read command from reading the contents of the password on the pins of the device.

# 8.14 Persistent Protection Bit Lock (PPB Lock Bit)

A global volatile bit. The PPB Lock Bit is a volatile bit that reflects the state of the Password Protection Mode Lock Bit after power-up reset. If the Password Protection Mode Lock Bit is also programmed after programming the Password, the Password Unlock command must be issued to clear and unfreeze the PPB Lock Bit after a hardware reset (RESET# asserted) or a power-up reset. Successful execution of the Password Unlock command clears and unfreezes the PPB Lock Bit, allowing for sector PPB bits to be modified. Without issuing the Password Unlock command, while asserting RESET#, taking the device through a power-on reset, or issuing the PPB Lock Bit Set command sets the PPB Lock Bit to a the "freeze state".

If the Password Protection Mode Lock Bit is not programmed, the device defaults to Persistent Protection Mode. In the Persistent Protection Mode, the PPB Lock Bit is cleared to the *unfreeze state* after power-up or hardware reset. The PPB Lock Bit is set to the *freeze state* by issuing the PPB Lock Bit Set command. Once set to the *freeze state* the only means for clearing the PPB Lock Bit to the "unfreeze state" is by issuing a hardware or power-up reset. The Password Unlock command is ignored in Persistent Protection Mode.

Reading the PPB Lock Bit requires a 200 ns access time.

Document Number: 001-98525 Rev. \*B Page 33 of 78



# 8.15 Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 bytes in length, and uses a Secured Silicon Sector Indicator Bit (DQ7) to indicate whether or not the Secured Silicon Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

The factory offers the device with the Secured Silicon Sector either customer lockable (standard shipping option) or factory locked (contact an AMD sales representative for ordering information). The customer-lockable version is shipped with the Secured Silicon Sector unprotected, allowing customers to program the sector after receiving the device. The customer-lockable version also has the Secured Silicon Sector Indicator Bit permanently set to a 0. The factory-locked version is always protected when shipped from the factory, and has the Secured Silicon Sector Indicator Bit permanently set to a 1. Thus, the Secured Silicon Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked.

The Secured Silicon sector address space in this device is allocated as follows:

Secured Silicon Sector Address Range	Customer Lockable	ESN Factory Locked	ExpressFlash Factory Locked
000000h-000007h	Determined by customer	ESN	ESN or determined by customer
000008h-00007Fh	·	Unavailable	Determined by customer

The system accesses the Secured Silicon Sector through a command sequence (see Write Protect (WP#/ACC) on page 35). After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by the first sector (SA0). This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to sector SA0.

# 8.15.1 Customer Lockable: Secured Silicon Sector NOT Programmed or Protected At the Factory

Unless otherwise specified, the device is shipped such that the customer may program and protect the 256-byte Secured Silicon sector.

The system may program the Secured Silicon Sector using the write-buffer, accelerated and/or unlock bypass methods, in addition to the standard programming command sequence. See Command Definitions on page 39.

Programming and protecting the Secured Silicon Sector must be used with caution since, once protected, there is no procedure available for unprotecting the Secured Silicon Sector area and none of the bits in the Secured Silicon Sector memory space can be modified in any way.

The Secured Silicon Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter Secured Silicon Sector Region command.
- To verify the protect/unprotect status of the Secured Silicon Sector, follow the algorithm.

Once the Secured Silicon Sector is programmed, locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing within the remainder of the array.

# 8.15.2 Factory Locked: Secured Silicon Sector Programmed and Protected At the Factory

In devices with an ESN, the Secured Silicon Sector is protected when the device is shipped from the factory. The Secured Silicon Sector cannot be modified in any way. An ESN Factory Locked device has an 16-byte random ESN at addresses 000000h–000007h. Please contact your sales representative for details on ordering ESN Factory Locked devices.

Customers may opt to have their code programmed by the factory through the ExpressFlash service (Express Flash Factory Locked). The devices are then shipped from the factory with the Secured Silicon Sector permanently locked. Contact your sales representative for details on using the ExpressFlash service.

Document Number: 001-98525 Rev. \*B Page 34 of 78



# 8.16 Write Protect (WP#/ACC)

The Write Protect function provides a hardware method of protecting the first or last sector without using V<sub>ID</sub>. Write Protect is one of two functions provided by the WP#/ACC input.

If the system asserts  $V_{IL}$  on the WP#/ACC pin, the device disables program and erase functions in the first or last sector independently of whether those sectors were protected or unprotected. Note that if WP#/ACC is at  $V_{IL}$  when the device is in the standby mode, the maximum input load current is increased. See the table in DC Characteristics on page 58.

If the system asserts  $V_{IH}$  on the WP#/ACC pin, the device reverts to whether the first or last sector was previously set to be protected or unprotected using the method described in Advanced Sector Protection on page 30. Note that WP#/ACC contains an internal pull-up; when unconnected, WP#/ACC is at  $V_{IH}$ .

#### 8.17 Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 17 on page 47 and Table 19 on page 50 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V<sub>CC</sub> power-up and power-down transitions, or from system noise.

#### 8.17.1 Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

#### 8.17.2 Write Pulse Glitch Protection

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

#### 8.17.3 Logical Inhibit

Write cycles are inhibited by holding any one of  $OE\# = V_{IL}$ ,  $CE\# = V_{IH}$  or  $WE\# = V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

#### 8.17.4 Power-Up Write Inhibit

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

Document Number: 001-98525 Rev. \*B Page 35 of 78



# 9. Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Table 13 on page 36 – Table 16 on page 38. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in

Table 13 on page 36 – Table 16 on page 38. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100. Alternatively, contact your sales representative for copies of these documents.

Table 13. CFI Query Identification String

Addresses (x16)	Addresses (x8)	Data	Description
10h	20h	0051h	Query Unique ASCII string "QRY"
11h	22h	0052h	
12h	24h	0059h	
13h	26h	0002h	Primary OEM Command Set
14h	28h	0000h	
15h	2Ah	0040h	Address for Primary Extended Table
16h	2Ch	0000h	
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)
18h	30h	0000h	
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)
1Ah	34h	0000h	

Table 14. System Interface String

Addresses (x16)	Addresses (x8)	Data	Description
1Bh	36h	0027h	V <sub>CC</sub> Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	38h	0036h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	3Ah	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present)
1Eh	3Ch	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
1Fh	3Eh	0007h	Reserved for future use
20h	40h	0007h	Typical timeout for Min. size buffer write 2 <sup>N</sup> µs (00h = not supported)
21h	42h	000Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	44h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	46h	0003h	Max. timeout for byte/word program 2 <sup>N</sup> times typical.
24h	48h	0005h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	4Ch	0000h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)

#### Note

CFI data related to  $V_{CC}$  and time-outs may differ from actual  $V_{CC}$  and time-outs of the product. Please consult the Ordering Information tables to obtain the  $V_{CC}$  range for particular part numbers. Please consult the Erase and Programming Performance table for typical timeout specifications.

Document Number: 001-98525 Rev. \*B Page 36 of 78



**Table 15. Device Geometry Definition** 

Addresses (x16)	Addresses (x8)	Data	Description
27h	4Eh	00xxh	Device Size = 2 <sup>N</sup> byte
2711	4611	UUXXII	0017h = 64 Mb, 0016h = 32 Mb
28h	50h	000xh	Flash Device Interface description (refer to CFI publication 100)
29h	50h	000xh	0001h = x16-only bus devices
	-		0002h = x8/x16 bus devices
2Ah	54h	0005h	Max. number of byte in multi-byte write = 2 <sup>N</sup>
2Bh	56h	0000h	(00h = not supported)
2Ch	58h	00xxh	Number of Erase Block Regions within device (01h = uniform device, 02h = boot device)
			Erase Block Region 1 Information
2Dh	5Ah	00xxh	(refer to the CFI specification or CFI publication 100)
2Eh	5Ch	000xh	007Fh, 0000h, 0000h, 0001h = 64 Mb (01, 02, 06, 07, V1, V2, V6, V7)
2Fh 30h	5Eh 60h	00x0h 000xh	0007h, 0000h, 0020h, 0000h = 64 Mb (03, 04)
3011	0011	OUOXII	003Fh, 0000h, 0000h, 0001h = 32 Mb (01, 02, V1, V2)
			0007h, 0000h, 0020h, 0000h = 32 Mb (03, 04)
			Erase Block Region 2 Information (refer to CFI publication 100)
31h 32h	60h 64h	00xxh 0000h	0000h, 0000h, 0000h, 0000h = 64 Mb (01, 02, 06, 07, V1, V2, V6, V7)
33h	66h	0000h	007Eh, 0000h, 0000h, 0001h = 64 Mb (03, 04)
34h	68h	000xh	0000h, 0000h, 0000h, 0000h = 32 Mb (01, 02, V1, V2)
			003Eh, 0000h, 0000h, 0001h = 32 Mb (03, 04)
35h	6Ah	0000h	
36h 37h	6Ch 6Eh	0000h 0000h	Erase Block Region 3 Information (refer to CFI publication 100)
38h	70h	0000h	
39h	72h	0000h	
3Ah	74h	0000h	Erase Block Region 4 Information (refer to CFI publication 100)
3Bh 3Ch	76h 78h	0000h 0000h	
3011	7 011	000011	



Table 16. Primary Vendor-Specific Extended Query

Addresses (x16)	Addresses (x8)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII
44h	88h	0033h	Minor version number, ASCII
45h	8Ah	00xxh	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Process Technology (Bits 7-2) 0100b = 110 nm MirrorBit 0011h = x8-only bus devices
46h	8Ch	0002h	0010h = all other devices  Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in smallest sector
48h	90h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	92h	0008h	Sector Protect/Unprotect scheme 0008h = Advanced sector Protection
4Ah	94h	0000h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors in Bank
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	98h	0002h	Page Mode Type 02 = 8 Word Page
4Dh	9Ah	00B5h	ACC (Acceleration) Supply Minimum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	9Ch	00C5h	ACC (Acceleration) Supply Maximum  00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	9Eh	00xxh	Top/Bottom Boot Sector Flag  02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Uniform sectors bottom WP# protect, 05h = Uniform sectors top WP# protect
50h	A0h	0001h	Program Suspend 00h = Not Supported, 01h = Supported

Document Number: 001-98525 Rev. \*B Page 38 of 78



## 10. Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 17 on page 47 and Table 19 on page 50 define the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

# 10.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See Erase Suspend/Erase Resume Commands on page 46 for more information.

The system *must* issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the device is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Read-Only Operations—AC Characteristics on page 61 provide the read parameters, and Figure 21 on page 62 shows the timing diagram.

## 10.2 Reset Command

Writing the reset command resets the device to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to the read mode. If the program command sequence is written while the device is in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If the device entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).

Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the Write-to-Buffer-Abort Reset command sequence to reset the device for the next operation.

# 10.3 Autoselect Command Sequence

The autoselect command sequence allows the host system to read several identifier codes at specific addresses.

Identifier Code	A7:A0 (x16)	A6:A-1 (x8)
Manufacturer ID	00h	00h
Device ID, Cycle 1	01h	02h
Device ID, Cycle 2	0Eh	1Ch
Device ID, Cycle 3	0Fh	1Eh
Secured Silicon Sector Factory Protect	03h	06h
Sector Protect Verify	(SA)02h	(SA)04h

#### Note

The device ID is read over three cycles. SA = Sector Address

Document Number: 001-98525 Rev. \*B Page 39 of 78



The autoselect command sequence is initiated by first writing on unlock cycle (two cycles). This is followed by a third write cycle that contains the autoselect command. The device then enters the autoselect mode. The system may read at any address any number of times without initiating another autoselect command sequence:

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the device was previously in Erase Suspend).

# 10.4 Enter/Exit Secured Silicon Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing an 8-word/16-byte random Electronic Serial Number (ESN). The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence returns the device to normal operation. Table 17 on page 47 and Table 19 on page 50 show the address and data requirements for both command sequences. See also Secured Silicon Sector Flash Memory Region on page 34 for further information. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Sector is enabled.

## 10.4.1 Word Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 17 on page 47 and Table 19 on page 50 show the address and data requirements for the word program command sequence, respectively.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits. Any commands written to the device during the Embedded Program Algorithm are ignored. *Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.* Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once the device returns to the read mode, to ensure data integrity.

Programming is allowed in any sequence of address locations and across sector boundaries. Programming to the same word address multiple times without intervening erases (incremental bit programming) requires a modified programming method. For such application requirements, please contact your local Cypress representative. Word programming is supported for backward compatibility with existing Flash driver software and for occasional writing of individual words. Use of write buffer programming (see below) is strongly recommended for general programming use when more than a few words are to be programmed. The effective word programming time using write buffer programming is approximately four times shorter than the single word programming time.

Any bit in a word cannot be programmed from 0 back to a 1. Attempting to do so may cause the device to set DQ5=1, or cause DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read shows that the data is still 0. Only erase operations can convert a 0 to a 1.

# 10.4.2 Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass mode command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 17 on page 47 and Table 19 on page 50 show the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h. The second cycle must contain the data 00h. The device then returns to the read mode.

Document Number: 001-98525 Rev. \*B Page 40 of 78



# 10.4.3 Write Buffer Programming

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming occurs. The fourth cycle writes the sector address and the number of word locations, minus one, to be programmed. For example, if the system programs six unique address locations, then 05h should be written to the device. This tells the device how many write buffer addresses are loaded with data and therefore when to expect the Program Buffer to Flash command. The number of locations to program cannot exceed the size of the write buffer or the operation aborts.

The fifth cycle writes the first address location and data to be programmed. The write-buffer-page is selected by address bits A<sub>MAX</sub>—A<sub>4</sub>. All subsequent address/data pairs must fall within the selected-write-buffer-page. The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be loaded in any order.

The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple write-buffer pages.) This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected write-buffer page, the operation aborts.

Note that if a Write Buffer address location is loaded multiple times, the address/data pair counter is decremented for every data load operation. The host system must therefore account for loading a write-buffer location more than once. The counter decrements for each data load operation, not for each unique write-buffer-address location. Note also that if an address location is loaded more than once into the buffer, the final data loaded for that address is programmed.

Once the specified number of write buffer locations are loaded, the system must then write the Program Buffer to Flash command at the sector address. Any other address and data combination aborts the Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer programming operation can be suspended using the standard program suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to execute the next command.

The Write Buffer Programming Sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the Number of Locations to Program step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the Starting Address during the write buffer data loading stage of the operation.
- Write data other than the Confirm Command after the specified number of data load cycles.

The abort condition is indicated by DQ1 = 1, DQ7 = DATA# (for the last address location loaded), DQ6 = toggle, and DQ5 = 0. A Write-to-Buffer-Abort Reset command sequence must be written to reset the device for the next operation.

Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress. This flash device is capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases. For applications requiring incremental bit programming, a modified programming method is required; please contact your local Cypress representative. **Any bit in a write buffer address range cannot be programmed from 0 back to a 1.** Attempting to do so may cause the device to set DQ5=1, of cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read shows that the data is still 0. Only erase operations can convert a 0 to a 1.



## 10.4.4 Accelerated Program

The device offers accelerated program operations through the WP#/ACC or ACC pin depending on the particular product. When the system asserts  $V_{HH}$  on the WP#/ACC or ACC pin. The device uses the higher voltage on the WP#/ACC or ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. WP# contains an internal pull-up; when unconnected, WP# is at  $V_{HH}$ .

Figure 10 on page 42 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations–AC Characteristics on page 61 for parameters, and Figure 22 on page 62 for timing diagrams.




Figure 10. Write Buffer Programming Operation

- 1. When Sector Address is specified, any address in the selected sector is acceptable. However, when loading Write-Buffer address locations with data, all addresses must fall within the selected Write-Buffer Page.
- 2. DQ7 may change simultaneously with DQ5. Therefore, DQ7 should be verified.
- 3. If this flowchart location was reached because DQ5=1, then the device FAILED. If this flowchart location was reached because DQ1=1, then the Write to Buffer operation was ABORTED. In either case, the proper reset command must be written before the device can begin another operation. If DQ1=1, write the Write-Buffer-Programming-Abort-Reset command. if DQ5=1, write the Reset command.
- 4. See Table 17 on page 47 and Table 19 on page 50 for command sequences required for write buffer programming.






Figure 11. Program Operation

Note

See Table 17 on page 47 and Table 19 on page 50 for program command sequence.

# 10.5 Program Suspend/Program Resume Command Sequence

The Program Suspend command allows the system to interrupt a programming operation or a Write to Buffer programming operation so that data can be read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 20  $\mu$ s maximum and updates the status bits. Addresses are not required when writing the Program Suspend command.

After the programming operation is suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area (One-time Program area), then user must use the proper command sequences to enter and exit this region. Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

The system may also write the autoselect command sequence when the device is in the Program Suspend mode. The system can read as many autoselect codes as required. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See Autoselect Command Sequence on page 39 for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See Write Operation Status on page 52 for more information.

The system must write the Program Resume command (address bits are don't care) to exit the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device resumes programming.






Figure 12. Program Suspend/Program Resume

# 10.6 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 17 on page 47 and Table 19 on page 50 show the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to Write Operation Status on page 52 for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If this occurs, the chip erase command sequence should be reinitiated once the device returns to reading array data, to ensure data integrity.

Figure 13 on page 45 illustrates the algorithm for the erase operation. Refer to Table 27 on page 64 for parameters, and Figure 26 on page 66 for timing diagrams.



# 10.7 Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 17 on page 47 and Table 19 on page 50 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 μs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 μs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to the read mode. Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress. The system must rewrite the command sequence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by reading DQ7, DQ6, or DQ2 in the erasing sector. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation begins, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once the device returns to reading array data, to ensure data integrity.

Figure 13 on page 45 illustrates the algorithm for the erase operation. Refer to Table 27 on page 64 for parameters, and Figure 26 on page 66 for timing diagrams.




Figure 13. Erase Operation

- 1. See Table 17 and Table 19 for program command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.



# 10.8 Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50  $\mu$ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a typical of 5  $\mu$ s (maximum of 20  $\mu$ s) to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation is suspended, the device enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device *erase suspends* all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to Write Operation Status on page 52 for information on these status bits.

After an erase-suspended program operation is complete, the device returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard word program operation. Refer to Write Operation Status on page 52 for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Mode on page 29 and Autoselect Command Sequence on page 39 sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip resumes erasing.

During an erase operation, this flash device performs multiple internal operations which are invisible to the system. When an erase operation is suspended, any of the internal operations that were not fully completed must be restarted. As such, if this flash device is continually issued suspend/resume commands in rapid succession, erase progress is impeded as a function of the number of suspends. The result is a longer cumulative erase time than without suspends. Note that the additional suspends do not affect device reliability or future performance. In most systems rapid erase/suspend activity occurs only briefly. In such cases, erase performance is not significantly impacted.

Document Number: 001-98525 Rev. \*B Page 46 of 78



# 10.9 Command Definitions

Table 17. Command Definitions (x16 Mode, BYTE# =  $V_{IH}$ )

		Bus Cycles (Notes 2–5)												
С	ommand Sequence (Note 1)	Cycles	Fir	st	Seco	nd	Thi	rd	Fo	urth		Fifth	,	Sixth
Rea	ad (Note 5)	1	RA	RD										
Res	set (Note 6)	1	XXX	F0										
	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	0001				
e 7)	Device ID (Note 8)	6	555	AA	2AA	55	555	90	X01	227E	X0E	(Note 18)	X0F	(Note 18)
t (Not	Device ID	4	555	AA	2AA	55	555	90	X01	(Note 17				
Autoselect (Note	Secured Silicon Sector Factory Protect	4	555	AA	2AA	55	555	90	X03	(Note 9)				
Auf	Sector Protect Verify (Note 10)	4	555	AA	2AA	55	555	90	(SA)X0 2	00/01				
	er Secured Silicon Sector gion	3	555	AA	2AA	55	555	88						
	t Secured Silicon Sector gion	4	555	AA	2AA	55	555	90	xxx	00				
Pro	gram	4	555	AA	2AA	55	555	A0	PA	PD				
Wri	te to Buffer (Note 11)	3	555	AA	2AA	55	SA	25	SA	WC	PA	PD	WBL	PD
Pro	gram Buffer to Flash	1	SA	29										
	te to Buffer Abort Reset ote 12)	3	555	AA	2AA	55	555	F0						
Unl	ock Bypass	3	555	AA	2AA	55	555	20						
Unl	ock Bypass Program (Note 13)	2	XXX	A0	PA	PD								
Unl	ock Bypass Reset (Note 14)	2	XXX	90	XXX	00								
Chi	p Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sec	ctor Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
	gram/Erase Suspend ote 15)	1	xxx	В0										
Pro	gram/Erase Resume (Note 16)	1	XXX	30										
CF	Query (Note 17)	1	55	98										



X = Don't care

RA = Read Address of memory location to be read.

RD = Read Data read from location RA during read operation.

PA = Program Address. Addresses latch on falling edge of WE# or CE# pulse, whichever happens later.

PD = Program Data for location PA. Data latches on rising edge of WE# or CE# pulse, whichever happens first.

SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A15 uniquely select any sector.

WBL = Write Buffer Location. Address must be within same write buffer page as  $P\Delta$ 

WC = Word Count. Number of write buffer locations to load minus 1.

#### Notes

- 1. See Table 2 on page 16 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells indicate read cycles. All others are write cycles.
- 4. During unlock and command cycles, when lower address bits are 555 or 2AA as shown in table, address bits above A11 and data bits above DQ7 are don't care.
- 5. No unlock or command cycles required when device is in read mode.
- 6. Reset command is required to return to read mode (or to erase-suspend-read mode if previously in Erase Suspend) when device is in autoselect mode, or if DQ5 goes high while device is providing status information.
- 7. Fourth cycle of the autoselect command sequence is a read cycle. Data bits DQ15–DQ8 are don't care. Except for RD, PD and WC. See Autoselect Command Sequence on page 39 for more information.
- 8. For S29GL064N and S29GL032N, Device ID must be read in three cycles.
- 9. Refer to Table 10 on page 29 for data indicating Secured Silicon Sector factory protect status.
- 10. Data is 00h for an unprotected sector and 01h for a protected sector.
- 11. Total number of cycles in command sequence is determined by number of words written to write buffer. Maximum number of cycles in command sequence is 21, including Program Buffer to Flash command.
- 12. Command sequence resets device for next command after aborted write-to-buffer operation.
- 13. Unlock Bypass command is required prior to Unlock Bypass Program command.
- 14. Unlock Bypass Reset command is required to return to read mode when device is in unlock bypass mode.
- 15. System may read and program in non-erasing sectors, or enter autoselect mode, when in Erase Suspend mode. Erase Suspend command is valid only during a sector erase operation.
- 16. Erase Resume command is valid only during Erase Suspend mode.
- 17. Command is valid when device is ready to read array data or when device is in autoselect mode.
- 18. Refer to Table 10 on page 29, for individual Device IDs per device density and model number.

Document Number: 001-98525 Rev. \*B



Table 18. Sector Protection Commands (x16)

		Bus Cycles (Notes 2–4)														
Com	nmand Sequence (Notes)	Cycles	F	irst	Sec	cond	Th	ird	For	urth	Fi	fth	Si	ixth	Sev	enth
		5	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
its	Command Set Entry (Note 5)	3	555	AA	2AA	55	555	40								
Lock Register Bits	Program (Note 6)	2	XX	A0	XXX	Data										
Lo	Read (Note 6)	1	00	Data												
×	Command Set Exit (Note 7)	2	XX	90	XX	00										
	Command Set Entry (Note 5)	3	555	AA	2AA	55	555	60								
ord	Program (Note 8)	2	XX	A0	PWAx	PWDx										
Password Protection	Read (Note 9)	4	XXX	PWD0	01	PWD1	02	PWD2	03	PWD3						
Pa	Unlock (Note 10)	7	00	25	00	03	00	PWD0	01	PWD1	02	PWD2	03	PWD3	00	29
	Command Set Exit (Note 7)	2	XX	90	XX	00										
ō (	Command Set Entry (Note 5)	3	555	AA	2AA	55	555	C0								
Sect	PPB Program (Note 11)	2	XX	A0	SA	00										
Non-Volatile Sector Protection (PPB)	All PPB Erase (Notes 11, 12)	2	XX	80	00	30										
on-V rote	PPB Status Read	1	SA	RD(0)												
	Command Set Exit (Note 7)	2	XX	90	XX	00										
on ck)	Command Set Entry (Note 5)	3	555	AA	2AA	55	555	50								
platile tecti B Lo	PPB Lock Bit Set	2	XX	A0	XX	00										
Pro (PP)	PPB Lock Bit Status Read	1	XXX	RD(0)												
Global Volatile Sector Protection Freeze (PPB Lock)	Command Set Exit (Note 7)	2	xx	90	XX	00										
	Command Set Entry (Note 5)	3	555	AA	2AA	55	555	E0								
Volatile Sector Protection (DYB)	DYB Set	2	XX	A0	SA	00										
le S	DYB Clear	2	XX	A0	SA	01										
olati otect	DYB Status Read	1	SA	RD(0)												
> <u>P</u>	Command Set Exit (Note 7)	2	XX	90	XX	00										

X = Don't care.

RA = Address of the memory location to be read.

SA = Sector Address. Any address that falls within a specified sector. See Tables 3–9 for sector address ranges.

PWA = Password Address. Address bits A1 and A0 are used to select each 16-bit portion of the 64-bit entity.

PWD = Password Data.

RD(0) = DQ0 protection indicator bit. If protected, DQ0 = 0. If unprotected, DQ0 = 1.

- 1. All values are in hexadecimal.
- 2. Shaded cells indicate read cycles.
- 3. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- 4. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 5. Entry commands are required to enter a specific mode to enable instructions only available within that mode.
- 6. No unlock or command cycles required when bank is reading array data.
- 7. Exit command must be issued to reset the device into read mode; device may otherwise be placed in an unknown state.
- 8. Entire two bus-cycle sequence must be entered for each portion of the password.
- 9. Full address range is required for reading password.
- 10. Password may be unlocked or read in any order. Unlocking requires the full password (all seven cycles).
- 11. ACC must be at  $V_{IH}$  when setting PPB or DYB.
- 12. "All PPB Erase" command pre-programs all PPBs before erasure to prevent over-erasure.



Table 19. Command Definitions (x8 Mode, BYTE# =  $V_{IL}$ )

		w						Е	Bus Cycles	(Notes 2-5)				
	Command Sequence (Note 1)	Cycles	Fi	rst	Sec	ond	Th	ird	Fo	urth		Fifth	:	Sixth
	(Note 1)	5	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Re	ad (Note 6)	1	RA	RD										
Re	set (Note 7)	1	XXX	F0										
8)	Manufacturer ID	4	AAA	AA	555	55	AAA	90	X00	01				
	Device ID (Note 9)	6	AAA	AA	555	55	AAA	90	X02	7E	X1C	(Note 17)	X1E	(Note 17)
ᆼ	Device ID	4	AAA	AA	555	55	AAA	90	X02	(Note 10)				
selec	Secured Silicon Sector Factory Protect	4	AAA	AA	555	55	AAA	90	X06					
Autoselect (Note	Sector Protect Verify (Note 11)	4	AAA	AA	555	55	AAA	90	(SA)X04	00/01				
En	ter Secured Silicon Sector Region	3	AAA	AA	555	55	AAA	88						
Ex	it Secured Silicon Sector Region	4	AAA	AA	555	55	AAA	90	XXX	00				
Pr	ogram	4	AAA	AA	555	55	AAA	Α0	PA	PD				
Wı	ite to Buffer (Note 12)	3	AAA	AA	555	55	SA	25	SA	ВС	PA	PD	WBL	PD
Pr	ogram Buffer to Flash	1	SA	29										
Wı	ite to Buffer Abort Reset (Note 13)	3	AAA	AA	555	55	AAA	F0						
Ch	ip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Se	ctor Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30
Ur	lock Bypass		AAA	AA	555	55	AAA	20						
Ur	lock Bypass Program		XXX	A0	PA	PD								
Ur	lock Bypass RESET		XXX	90	XXX	00								
Pr	ogram/Erase Suspend (Note 14)	1	XXX	В0										
Pr	ogram/Erase Resume (Note 15)	1	XXX	30										
CF	T Query (Note 16)	1	AA	98										



X = Don't care

RA = Read Address of memory location to be read.

RD = Read Data read from location RA during read operation.

PA = Program Address. Addresses latch on falling edge of WE# or CE# pulse, whichever happens later.

PD = Program Data for location PA. Data latches on rising edge of WE# or CE# pulse, whichever happens first.

SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A15 uniquely select any sector.

WBL = Write Buffer Location. Address must be within same write buffer page as PA.

BC = Byte Count. Number of write buffer locations to load minus 1.

- 1. See Table 2 on page 16 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells indicate read cycles. All others are write cycles.
- 4. During unlock and command cycles, when lower address bits are 555 or AAA as shown in table, address bits above A11 are don't care.
- 5. Unless otherwise noted, address bits A21-A11 are don't cares.
- 6. No unlock or command cycles required when device is in read mode.
- 7. Reset command is required to return to read mode (or to erase-suspend-read mode if previously in Erase Suspend) when device is in autoselect mode, or if DQ5 goes high while device is providing status information.
- 8. Fourth cycle of autoselect command sequence is a read cycle. Data bits DQ15–DQ8 are don't care. See Autoselect Command Sequence on page 39 for more information.
- 9. For S29GL064N and S29GL032A Device ID must be read in three cycles.
- 10. Refer to Table 10 on page 29, for data indicating Secured Silicon Sector factory protect status.
- 11. Data is 00h for an unprotected sector and 01h for a protected sector.
- 12. Total number of cycles in command sequence is determined by number of bytes written to write buffer. Maximum number of cycles in command sequence is 37, including Program Buffer to Flash command.
- 13. Command sequence resets device for next command after aborted write-to-buffer operation.
- 14. System may read and program in non-erasing sectors, or enter autoselect mode, when in Erase Suspend mode. Erase Suspend command is valid only during a sector erase operation.
- 15. Erase Resume command is valid only during Erase Suspend mode.
- 16. Command is valid when device is ready to read array data or when device is in autoselect mode.
- 17. Refer to Table 10 on page 29, for individual Device IDs per device density and model number.

Table 20. Sector Protection Commands (x8)

		s						Bus Cyc	les (No	tes 2-5)						
Co	ommand Sequence (Notes)	Cycles	1st	/8th	2n	d/9th	3rd/	l0th	4th/	11th		5th	•	ith	7th	
	( 3.4.3)		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
	Command Set Entry (Note 5)	3	AAA	AA	555	55	AAA	40								
ck ister ts	Program (Note 6)	2	XXX	A0	XXX	Data										
Lock Register Bits	Read (Note 6)	1	00	Data												
	Command Set Exit (Note 7)	2	XXX	90	XXX	00										
	Command Set Entry (Note 5)	3	AAA	AA	555	55	AAA	60								
	Program (Note 8)	2	XXX	A0	PWAx	PWDx										
on	Read (Note 9)	8	00	PWD0	01	PWD1	02	PWD2	03	PWD3	04	PWD4	05	PWD5	06	PWD6
Password Protection	Reau (Note 9)	0	07	PWD7												
Pag	Unlook (Note 40)	11	00	25	00	03	00	PWD0	01	PWD1	02	PWD2	03	PWD3	04	PWD4
	Unlock (Note 10)	''	05	PWD5	06	PWD6	07	PWD7	00	29						
	Command Set Exit (Note 7)	2	XX	90	XX	00										



Table 20. Sector Protection Commands (x8) (Continued)

		s	Bus Cycles (Notes 2-5)													
Co	ommand Sequence (Notes)	Cycles	1st	/8th	2n	d/9th	3rd/	l0th	4th/	11th		ōth	6	ith	7th	
	. ,		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
_	Command Set Entry (Note 5)	3	AAA	AA	555	55	AAA	C0								
ile	PPB Program (Note 11)	2	XXX	A0	SA	00										
Non-Volatile Sector Protection (PPB)	All PPB Erase (Notes 11, 12)	2	XXX	80	00	30										
No ectc	PPB Status Read	1	SA	RD(0)												
o	Command Set Exit (Note 7)	2	XXX	90	XXX	00										
Global Volatile Sector Protection Freeze (PPB Lock)	Command Set Entry (Note 5)	3	AAA	AA	555	55	AAA	50								
Volar rotec PB I	PPB Lock Bit Set	2	XXX	A0	XXX	00										
or P	PPB Lock Bit Status Read	1	XXX	RD(0)												
Glo Sect	Command Set Exit (Note 7)	2	XXX	90	XX	00										
	Command Set Entry (Note 5)	3	AAA	AA	555	55	AAA	E0								
ecto on )	DYB Set	2	XXX	A0	SA	00										
Volatile Sector Protection (DYB)	DYB Clear	2	XXX	A0	SA	01										
/olati Prc (I	DYB Status Read	1	SA	RD(0)												
>	Command Set Exit (Note 7)	2	XXX	90	XXX	00										

X = Don't care.

RA = Address of the memory location to be read.

SA = Sector Address. Any address that falls within a specified sector. See Tables 3–9 for sector address ranges.

PWA = Password Address. Address bits A1 and A0 are used to select each 16-bit portion of the 64-bit entity.

PWD = Password Data.

RD(0) = DQ0 protection indicator bit. If protected, DQ0 = 0. If unprotected, DQ0 = 1

#### Notes

- 1. All values are in hexadecimal.
- 2. Shaded cells indicate read cycles.
- 3. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).
- 4. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 5. Entry commands are required to enter a specific mode to enable instructions only available within that mode.
- 6. No unlock or command cycles required when bank is reading array data.
- 7. Exit command must be issued to reset the device into read mode; device may otherwise be placed in an unknown state.
- 8. Entire two bus-cycle sequence must be entered for each portion of the password.
- 9. Full address range is required for reading password.
- 10. Password may be unlocked or read in any order. Unlocking requires the full password (all seven cycles).
- 11. ACC must be at V<sub>IH</sub> when setting PPB or DYB.
- 12. "All PPB Erase" command pre-programs all PPBs before erasure to prevent over-erasure.

# 10.10 Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 22 on page 56 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or is completed.



# 10.11 DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to the read mode.

During the Embedded Erase algorithm, Data# Polling produces a 0 on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a 1 on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately  $100 \mu s$ , then the device returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 appears on successive read cycles.

Table 22 on page 56 shows the outputs for Data# Polling on DQ7. Figure 14 on page 53 shows the Data# Polling algorithm. Figure 27 on page 66 shows the Data# Polling timing diagram.




Figure 14. Data# Polling Algorithm

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.



## 10.12 RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or in the erase-suspend-read mode. Table 22 on page 56 shows the outputs for RY/BY#.

# 10.13 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 µs, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see DQ7: Data# Polling on page 53).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 22 on page 56 shows the outputs for Toggle Bit I on DQ6. Figure 15 on page 54 shows the toggle bit algorithm. Figure 28 on page 67 shows the toggle bit timing diagrams. Figure 29 on page 67 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II on page 55.




Figure 15. Toggle Bit Algorithm

#### Note

The system should recheck the toggle bit even if DQ5 = 1 because the toggle bit may stop toggling as DQ5 changes to 1. See the subsections on DQ6 and DQ2 for more information



# 10.14 DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that were selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 22 on page 56 to compare outputs for DQ2 and DQ6. Figure 15 on page 54 shows the toggle bit algorithm in flowchart form. Figure 28 on page 67 shows the toggle bit timing diagram. Figure 29 on page 67 shows the differences between DQ2 and DQ6 in graphical form.

# 10.15 Reading Toggle Bits DQ6/DQ2

Refer to Figure 15 on page 54 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 15 on page 54).

# 10.16 DQ5: Exceeded Timing Limits

DQ5 indicates whether the program, erase, or write-to-buffer time exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a 1. indicating that the program or erase cycle was not successfully completed.

The device may output a 1 on DQ5 if the system tries to program a 1 to a location that was previously programmed to 0. **Only an erase operation can change a 0 back to a 1.** Under this condition, the device halts the operation, and when the timing limit is exceeded, DQ5 produces a 1.

In all these cases, the system must write the reset command to return the device to the reading the array (or to erase-suspend-read if the device was previously in the erase-suspend-program mode).

## 10.17 DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure began. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a  $\it 0$  to a  $\it 1$ . If the time between additional sector erase commands from the system can be assumed to be less than 50  $\mu$ s, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device accepted the command sequence, and then read DQ3. If DQ3 is 1, the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is 0, the device accepts additional sector erase commands. To ensure the command is accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 22 on page 56 shows the status of DQ3 relative to the other status bits.

Document Number: 001-98525 Rev. \*B Page 55 of 78



## 10.18 DQ1: Write-to-Buffer Abort

DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a 1. The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffer on page 17 for more details.

**Table 21. Write Operation Status** 

	Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	DQ1	RY/BY#
Standard Mode	Embedded Algorithm	d Program	DQ7#	Toggle	0	N/A	No toggle	0	0
	Embedded	d Erase Algorithm	0	Toggle	0	1	Toggle	N/A	0
Program Suspend	Program- Suspend	Program-Suspend ed Sector		Inv	alid (not allowe	d)			1
Mode	Read	Non-Program Suspended Sector			Data				1
	Erase- Suspend	Erase-Suspended Sector	1	No toggle	0	N/A	Toggle	N/A	1
Erase Suspend Mode	Read	Non-Erase Suspended Sector	Data						1
		pend-Program d Program)	DQ7#	Toggle	0	N/A	N/A	N/A	0
Write-to-Buffer	Busy (Note	e 3)	DQ7#	Toggle	0	N/A	N/A	0	0
wille-to-bullet	Abort (Not	e 4)	DQ7#	Toggle	0	N/A	N/A	1	0

**Table 22. Write Operation Status** 

	Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	DQ1	RY/BY#
Standard Mode	Embedded	d Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0	0
Staridard Wode	Embedded	d Erase Algorithm	0	Toggle	0	1	Toggle	N/A	0
Program Suspend	Program-	Program-Suspended Sector		Inv	alid (not allo	wed)			1
Mode	Suspend Read	Non-Program Suspended Sector			Data				1
	Erase-	Erase-Suspended Sector	1	No toggle	0	N/A	Toggle	N/A	1
Erase Suspend Mode	Suspend Read	Non-Erase Suspended Sector			Data				1
		Erase-Suspend-Program (Embedded Program)		Toggle	0	N/A	N/A	N/A	0
Write-to-	Busy (Note	Busy (Note 3)		Toggle	0	N/A	N/A	0	0
Buffer	Abort (Not	bort (Note 4)		Toggle	0	N/A	N/A	1	0

#### Notes

Document Number: 001-98525 Rev. \*B Page 56 of 78

<sup>1.</sup> DQ5 switches to 1 when an Embedded Program, Embedded Erase, or Write-to-Buffer operation exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

<sup>2.</sup> DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

<sup>3.</sup> The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.

<sup>4.</sup> DQ1 switches to 1 when the device aborts the write-to-buffer operation.



# 11. Absolute Maximum Ratings

Paran	neter	Rating
Storage Temperature, Plastic Packages		-65°C to +150°C
Ambient Temperature with Power Applied		-65°C to +125°C
	V <sub>CC</sub> (Note 1)	–0.5 V to +4.0 V
Voltage with Respect to Ground	A9, ACC and RESET# (Note 2)	–0.5 V to +12.5 V
	All other pins (Note 1)	–0.5 V to V <sub>CC</sub> +0.5 V
Output Short Circuit Current	(Note 3)	200 mA

- Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, inputs or I/Os may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 16.
   Maximum DC voltage on input or I/Os is V<sub>CC</sub> + 0.5 V. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns. See Figure 17.
- 2. Minimum DC input voltage on pins A9, ACC, and RESET# is -0.5 V. During voltage transitions, A9, ACC, and RESET# may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 16. Maximum DC input voltage on pin A9, ACC, and RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 16. Maximum Negative Overshoot Waveform





Figure 17. Maximum Positive Overshoot Waveform





# 12. Operating Ranges

Pa	ameter	Range				
Ambient Temperature (T <sub>A</sub> ), Industrial (I) [	ient Temperature (T <sub>A</sub> ), Industrial (I) Devices					
Supply Voltages	V <sub>CC</sub> for full voltage range	+2.7 V to +3.6 V				
Supply Voltages	$V_{IO}$	+1.65 to +3.6 V				

#### Notes

- 1. Operating ranges define those limits between which the functionality of the device is guaranteed.
- 2.  $V_{IO}$  input voltage always must be lower than  $V_{CC}$  input voltage.

# 13. DC Characteristics

Table 23. DC Characteristics, CMOS Compatible

Parameter Symbol	Parameter Description (Notes)	Test Conditions		Min	Тур	Мах	Unit
l	Input Load Current (Note 1)	$V_{IN} = V_{SS}$ to $V_{CC}$ ,				WP#/ACC: ±2.0 μA	μA
ILI	imput Load Current (Note 1)	$V_{CC} = V_{CC \text{ max}}$				Others: ±1.0 μA	μΛ
I <sub>LIT</sub>	A9 Input Load Current	$V_{CC} = V_{CC \text{ max}}$ ; A9 = 12.5 V				35	μΑ
$I_{LO}$	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$	CC max			±1.0	μΑ
		$CE\# = V_{IL}$ , $OE\# = V_{IH}$ , $V_{CC} = f = 1$ MH	= V <sub>CC max</sub> ,		6	10	
I <sub>CC1</sub>	V <sub>CC</sub> Initial Read Current (Note 1)	$CE\# = V_{IL}$ , $OE\# = V_{IH}$ , $V_{CC} = f = 5 \text{ MHz}$	= V <sub>CC max,</sub>		25	30	mA
		$CE\# = V_{IL}$ , $OE\# = V_{IH}$ , $V_{CC} = f = 10$ MHz	= V <sub>CC max,</sub>		45	50	
	V <sub>CC</sub> Intra-Page Read Current	$CE\# = V_{IL}$ , $OE\# = V_{IH}$ , $V_{CC} = f = 10$ MHz	= V <sub>CC max</sub>		1	10	
I <sub>CC2</sub>	(Note 1)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC max</sub> f = 33 MH			5	20	mA
I <sub>CC3</sub>	V <sub>CC</sub> Active Erase/Program Current (Notes 2, 3)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC max</sub>			50	60	mA
I <sub>CC4</sub>	V <sub>CC</sub> Standby Current	$V_{\rm CC} = V_{\rm CC\;max}; V_{\rm IO} = V_{\rm CC}; C$ $V_{\rm IL} = (V_{\rm SS} + 0.3 \text{V}) / -0.1 \text{V};$ $CE\#, RESET\# = V_{\rm CC} \pm 0.3 \text{ V}$	DE# = V <sub>IH</sub> ; /		1	5	μA
I <sub>CC5</sub>	V <sub>CC</sub> Reset Current	$V_{CC} = V_{CCmax}, V_{IO} = V_{CC}, \\ V_{IL} = (V_{SS} + 0.3V) / -0.1V; \\ RESET\# = V_{SS} \pm 0.3 V$			1	5	μA
I <sub>CC6</sub>	Automatic Sleep Mode (Note 4)	$\begin{split} &V_{CC} = V_{CCmax}, \ V_{IO} = V_{CC}, \\ &V_{IH} = V_{CC} \pm 0.3 \ V; \\ &V_{IL} = (V_{SS} + 0.3 V) \ / -0.1 V; \\ &WP\#/ACC = V_{IH} \end{split}$			1	5	μΑ
I <sub>ACC</sub>	ACC Accelerated Program Current	$CE\# = V_{IL}, OE\# = V_{IH},$ $V_{CC} = V_{CC}max,$	WP#/AC C		10	20	mA
7.00	Ţ.	WP#/ACC = V <sub>IH</sub>	V <sub>CC</sub>		50	60	mA
$V_{IL}$	Input Low Voltage 1 (Note 5)		•	-0.1		0.3 x V <sub>IO</sub>	V
V <sub>IH</sub>	Input High Voltage 1 (Note 5)			0.7 V <sub>IO</sub>		V <sub>IO</sub> + 0.3	V
$V_{HH}$	Voltage for ACC Program Acceleration	V <sub>CC</sub> = 2.7 –3.6 V		11.5		12.5	V
V <sub>ID</sub>	Voltage for Autoselect	V <sub>CC</sub> = 2.7 –3.6 V		11.5		12.5	V

Document Number: 001-98525 Rev. \*B



# Table 23. DC Characteristics, CMOS Compatible (Continued)


Parameter Symbol	Parameter Description (Notes)	Test Conditions	Min	Тур	Max	Unit
$V_{OL}$	Output Low Voltage (Note 5)	I <sub>OL</sub> = 100 μA			0.15 x V <sub>IO</sub>	V
V <sub>OH1</sub>	Output High Voltage (Note 5)	I <sub>OH</sub> = -100 μA	0.85			V
$V_{OH2}$	Output riight voltage (Note 3)	ΙΟΗ = -100 μΑ	$V_{IO}$			V
$V_{LKO}$	Low V <sub>CC</sub> Lock-Out Voltage (Note 3)		2.3		2.5	V

- 1.  $I_{\rm CC}$  current listed is typically less than 5.5 mA/MHz, with OE# at V<sub>IH</sub>.
- 2.  $I_{CC}$  active while Embedded Erase, Embedded Program, or Write Buffer Programming is in progress.
- 3. Not 100% tested.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for  $t_{\rm ACC}$  + 30 ns.
- 5.  $V_{IO} = 1.65-1.95 \text{ V or } 2.7-3.6 \text{ V}.$
- 6.  $V_{CC} = 3 \text{ V}$  and  $V_{IO} = 3 \text{ V}$  or 1.8 V. When  $V_{IO}$  is at 1.8 V, I/Os cannot operate at 3 V.



# 14. Test Conditions

Figure 18. Test Setup



#### Note

Diodes are IN3064 or equivalent.

**Table 24. Test Specifications** 

Test Condition	All Speeds	Unit
Output Load	1 TTL gate	
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF
Input Rise and Fall Times	5	ns
Input Pulse Levels	0.0 or V <sub>IO</sub>	V
Input timing measurement reference levels	0.5 V <sub>IO</sub>	V
Output timing measurement reference levels	0.5 V <sub>IO</sub>	V

# 14.1 Key to Switching Waveforms

Waveform	Inputs	Outputs		
	Steady			
	Changing from H to L			
_////	Changing from L to H			
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown		
<del>\}\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</del>	Does Not Apply	Center Line is High Impedance State (High Z)		

Figure 19. Input Waveforms and Measurement Levels





# 15. AC Characteristics

Table 25. Read-Only Operations

Parame	eter	Description Test Setup			Speed C	Options	Unit		
JEDEC	Std.	Des	cription	iest Setup		90	110	Onit	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note	1)		Min	90	110	ns	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Dela	ıy	CE#, OE# = V <sub>IL</sub>	Max	90	110	ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output	Delay	OE# = V <sub>IL</sub>	Max	90	110	ns	
	4	Daga Aggasa Tima		$V_{IO} = V_{CC} = 3 \text{ V}$	May	Max	25	25	ns
	t <sub>PACC</sub>	Page Access Time		$V_{IO} = 1.8 \text{ V}, V_{CC} = 3 \text{ V}$	IVIAX	_	30	119	
		Output Enable to Outpu	ıt Dolov	$V_{IO} = V_{CC} = 3 \text{ V}$	Max	25	25	ns	
<sup>t</sup> GLQV	t <sub>OE</sub>	Output Eriable to Outpu	it Delay	$V_{IO} = 1.8 \text{ V}, V_{CC} = 3 \text{ V}$		_	30	115	
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output I	High Z (Note 1)		Max	20	)	ns	
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Outpu	ut High Z (Note 1)		Max	20	)	ns	
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time From Whichever Occurs First	output Hold Time From Addresses, CE# or OE#, /hichever Occurs First		Min	flin 0		ns	
	+.	Output Enable Hold	Read		Min	0		ns	
	t <sub>OEH</sub>	Time (Note 1)	Toggle and Data# Polling		Min	10	)	ns	

V<sub>CC</sub> min

V<sub>IH</sub>

CE#

Figure 20.  $V_{CC}$  Power-up Diagram

<sup>1.</sup> Not 100% tested.

<sup>2.</sup> See Figure 18 on page 60 and Table 24 on page 60 for test specifications.








Figure 21. Read Operation Timings





## Note

<sup>\*</sup> Figure shows device in word mode. Addresses are A1-A-1 for byte mode.




Table 26. Hardware Reset (RESET#)

Param	eter	Description	All Speed Options	Unit	
JEDEC	Std.	Description	All Speed Options	Oilit	
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μS
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Input Low to Standby Mode (See Note)	Min	20	μs
	t <sub>RB</sub>	RY/BY# Output High to CE#, OE# pin Low	Min	0	ns


### Note

Not 100% tested.

Figure 23. Reset Timings



# Reset Timings during Embedded Algorithms



- 1. Not 100% tested.
- 2. See the Erase And Programming Performance on page 70 for more information.
- 3. For 1–16 words/1–32 bytes programmed.



Table 27. Erase and Program Operations

Parameter		Description			eed ions	Unit
JEDEC	Std.		90	110		
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	90	110	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min	(	)	ns
	t <sub>ASO</sub>	Address Setup Time to OE# low during toggle bit polling	Min	1	5	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	4	5	ns
	t <sub>AHT</sub>	Address Hold Time From CE# or OE# high during toggle bit polling	Min	(	)	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time	Min	3	5	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min	(	)	ns
	t <sub>CEPH</sub>	CE# High during toggle bit polling	Min	20		ns
	t <sub>OEPH</sub>	OE# High during toggle bit polling	Min	2	:0	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time	Min	(	)	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time	Min	(	)	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	Min	3	5	ns
t <sub>WHDL</sub>	t <sub>WPH</sub>	Write Pulse Width High	Min	3	0	ns
		Write Buffer Program Operation (Notes 2, 3)	Тур	24	40	
$t_{WHWH1}$	t <sub>WHWH1</sub>	Single Word Program Operation (Note 2)	Тур	6	0	μs
		Accelerated Single Word Program Operation (Note 2)	Тур	54		
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур	0.5		sec
	t <sub>VHH</sub>	V <sub>HH</sub> Rise and Fall Time (Note 1)	Min	250		ns
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)	Min	5	0	μs
	t <sub>BUSY</sub>	WE# High to RY/BY# Low	Min	90	110	ns

- 1. Not 100% tested.
- 2. See the Erase And Programming Performance on page 70 for more information.
- 3. For 1–16 words/1–32 bytes programmed.



Program Command Sequence (last two cycles) Read Status Data (last two cycles)  $t_{\text{WC}}$ . t<sub>AS</sub> 🛶 Addresses 555h PΑ PA CE# OE#  $t_{\text{WP}}$ WE# -t<sub>CS</sub> t<sub>WHWH1</sub>  $t_{DS}$ PDA0h Status  $\mathsf{D}_{\mathsf{OUT}}$ Data → t<sub>BUSY</sub> **←**t<sub>RB</sub>→ RY/BY#

Figure 24. Program Operation Timings

- 1.  $PA = program \ address, PD = program \ data, D_{OUT}$  is the true data at the program address.
- 2. Illustration shows device in word mode.

Figure 25. Accelerated Program Timing Diagram  $V_{\text{IL}}$  or  $V_{\text{IH}}$ ACC  $t_{VHH}$ 






Figure 26. Chip/Sector Erase Operation Timings

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see Write Operation Status on page 52.)
- 2. Illustration shows device in word mode.




Figure 27. Data# Polling Timings (During Embedded Algorithms)

#### Note

VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.






Figure 28. Toggle Bit Timings (During Embedded Algorithms)

Note

VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.




Figure 29. DQ2 vs. DQ6

Note

DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.



Table 28. Alternate CE# Controlled Erase and Program Operations

Parameter		Description			eed ions	Unit
JEDEC	Std.			90	110	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	90	110	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min	(	)	ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	4	5	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min	3	5	ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min	(	)	ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to CE# Low)	Min	0		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time	Min	0		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time	Min	(	)	ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width	Min	3	5	ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High	Min	2	5	ns
		Write Buffer Program Operation (Notes 2, 3)	Тур	24	10	
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Single Word Program Operation (Note 2)	Тур	6	0	μs
		Accelerated Single Word Program Operation (Note 2)	Тур	5	4	
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур	0	.5	sec
	t <sub>RH</sub>	RESET# High Time Before Write	Min	5	0	ns

- 1. Not 100% tested.
- 2. See the Erase And Programming Performance on page 70 for more information.
- 3. For 1–16 words/1–32 bytes programmed.






Figure 30. Alternate CE# Controlled Write (Erase/Program) Operation Timings

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2.  $PA = program \ address, \ SA = sector \ address, \ PD = program \ data.$
- 3. DQ7# is the complement of the data written to the device.  $D_{OUT}$  is the data written to the device.
- 4. Illustration shows device in word mode.



# 16. Erase And Programming Performance

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments	
Sector Erase Time		0.5	3.5		Excludes 00h programming	
Chip Erase Time	S29GL032N	32	64	sec	prior to erasure	
Chip Etase time	S29GL064N	64	128		(Note 6)	
Total Write Buffer Program Time (Notes 3, 5	)	240				
Total Accelerated Effective Write Buffer Program Time (Notes 4, 5)		200		μs	Excludes system level overhead	
Chin Bragram Time	S29GL032N			000	(Note 7)	
Chip Program Time	S29GL064N	63		sec		

#### Notes

- 1. Typical program and erase times assume the following conditions: 25°C, V<sub>CC</sub> = 3.0V, 10,000 cycles; checkerboard data pattern.
- 2. Under worst case conditions of  $90^{\circ}$  C; Worst case  $V_{CC}$ , 100,000 cycles.
- 3. Programming time (typ) is  $15 \mu s$  (per word),  $7.5 \mu s$  (per byte).
- 4. Accelerated programming time (typ) is 12.5  $\mu$ s (per word), 6.3  $\mu$ s (per byte).
- 5. Write buffer Programming time is calculated on a per-word/per-byte basis for a 16-word/32-byte write buffer operation.
- 6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
- 7. System-level overhead is the time required to execute the command sequence(s) for the program command. See Table 17 on page 47 and Table 19 on page 50 for further information on command definitions.

Table 29. TSOP Pin and BGA Package Capacitance

Parameter Symbol	Parameter Description	Test Setup		Тур	Max	Unit
C	Input Capacitance	V <sub>IN</sub> = 0	TSOP	6	10	pF
C <sub>IN</sub>	при Сараспансе	V <sub>IN</sub> = 0	BGA	TBD	TBD	pF
C	Output Capacitance	V = 0	TSOP	6	12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	BGA	TBD	TBD	pF
C	Control Pin Capacitance	V <sub>IN</sub> = 0	TSOP	6	10	pF
C <sub>IN2</sub>			BGA	TBD	TBD	pF
C	#RESET, WP#/ACC Pin Capacitance	V - 0	TSOP	27	30	pF
C <sub>IN3</sub>		$V_{IN} = 0$	BGA	TBD	TBD	pF

#### Notes

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.

Document Number: 001-98525 Rev. \*B Page 70 of 78



# 17. Data Integrity

# 17.1 Erase Endurance

#### Table 17.1 Erase Endurance

Parameter	Minimum	Unit
Program/Erase cycles per main Flash array sectors	100K	PE cycle
Program/Erase cycles per PPB array or non-volatile register array (1)	100K	PE cycle

#### Note

# 17.2 Data Retention

## Table 17.2 Data Retention

Parameter	Test Conditions	Minimum Time	Unit
Data Retention Time	10K Program/Erase Cycles	20	Years
	100K Program/Erase Cycles	2	Years

Contact Cypress Sales and FAE for further information on the data integrity. An application note is available at: www.cypress.com/appnotes.


Document Number: 001-98525 Rev. \*B Page 71 of 78

<sup>1.</sup> Each write command to a non-volatile register causes a PE cycle on the entire non-volatile register array.



# 18. Physical Dimensions

# 18.1 TS048—48-Pin Standard Thin Small Outline Package (TSOP)



Package	TS 048			
Jedec	MO-142 (B) EC			
Symbol	MIN	NOM	MAX	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
Е	11.90	12.00	12.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
0	0°	3°	5°	

#### NOTES:

CONTROLLING DIMENSIONS ARE IN MILLIMETERS (MM).

(DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

NOT APPLICABLE.

TO BE DETERMINED AT THE SEATING PLANE CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15MM (.0059") PER SIDE.


DIMENSION 5 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF 5 DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10MM (0.004") AS MEASURED FROM THE SEATING PLANE.



# 18.2 TS056—56-Pin Standard Thin Small Outline Package (TSOP)



Package	TS 056			
Jedec	MO-142 (D) EC			
Symbol	MIN	NOM	MAX	
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
Е	13.90	14.00	14.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	_	8°	
R	0.08	_	0.20	
N	56			


#### NOTES:

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE UP).
- PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE IC. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3356 \ 16-038.10c



# 18.3 VBK048—Ball Fine-pitch Ball Grid Array (BGA) 8.15x 6.15 mm Package



PACKAGE	VBK 048			
JEDEC	N/A			
	8.15 mm x 6.15 mm NOM PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.00	OVERALL THICKNESS
A1	0.18			BALL HEIGHT
A2	0.62		0.76	BODY THICKNESS
D	8.15 BSC.			BODY SIZE
Е	6.15 BSC.			BODY SIZE
D1	5.60 BSC.			BALL FOOTPRINT
E1	4.00 BSC.			BALL FOOTPRINT
MD	8			ROW MATRIX SIZE D DIRECTION
ME	6			ROW MATRIX SIZE E DIRECTION
N	48			TOTAL BALL COUNT
φb	0.35		0.43	BALL DIAMETER
е	0.80 BSC.			BALL PITCH
SD/SE	0.40 BSC.			SOLDER BALL PLACEMENT
				DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

N IS THE TOTAL NUMBER OF SOLDER BALLS.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

A AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$ 


- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3338 \ 16-038.25 \ 10.05.04



# 18.4 LAA064—64-Ball Fortified Ball Grid Array (BGA) 13 x 11 mm Package



PACKAGE	LAA 064			
JEDEC	N/A			
	13.00 mm x 11.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.40	PROFILE HEIGHT
A1	0.40			STANDOFF
A2	0.60			BODY THICKNESS
D	13.00 BSC.			BODY SIZE
Е	11.00 BSC.			BODY SIZE
D1	7.00 BSC.			MATRIX FOOTPRINT
E1	7.00 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
N	64			BALL COUNT
φb	0.50	0.60	0.70	BALL DIAMETER
eD	1:00 BSC.			BALL PITCH - D DIRECTION
eЕ	1.00 BSC.			BALL PITCH - E DIRECTION
SD / SE	0.50 BSC.			SOLDER BALL PLACEMENT
	NONE			DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- $2. \ \ \mathsf{ALL} \ \mathsf{DIMENSIONS} \ \mathsf{ARE} \ \mathsf{IN} \ \mathsf{MILLIMETERS}.$
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

N IS THE TOTAL NUMBER OF SOLDER BALLS.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{6/2}$ 

- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

3354 \ 16-038.12d



# 18.5 LAE064-64-Ball Fortified Ball Grid Array (BGA) 9 x 9 mm Package



SIDE VIEW

PACKAGE	LAE 064			
JEDEC	N/A			
	9.00 mm x 9.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.40	PROFILE HEIGHT
A1	0.40			STANDOFF
A2	0.60			BODY THICKNESS
D	9.00 BSC.			BODY SIZE
Е	9.00 BSC.			BODY SIZE
D1	7.00 BSC.			MATRIX FOOTPRINT
E1	7.00 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
N	64			BALL COUNT
φb	0.50	0.60	0.70	BALL DIAMETER
eD	1:00 BSC.			BALL PITCH - D DIRECTION
eЕ	1.00 BSC.			BALL PITCH - E DIRECTION
SD / SE	0.50 BSC.			SOLDER BALL PLACEMENT
	NONE			DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.
  - SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.
  - N IS THE TOTAL NUMBER OF SOLDER BALLS.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = [e/2]
- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

3623 \ 16-038.12 \ 1.16.07



# 19. Revision History

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**		RYSU	02/12/2007 to 10/29/2008	Initial release. Global: Replaced LAE064 package with LAA064. Page Mode Read: Corrected bit ranges in first paragraph. Erase And Programming Performance: Modified maximum sector erase tim in table. Connection Diagrams: 64-ball Fortified BGA (LAA064) figure - Changed inputor balls F1 and F7. Ordering Information: Removed regulated VCC range and replaced 90 ns with 10 ns for low VIO option Added Note 4 to PACKAGE MATERIAL SET Standard option Sector Addresses table: Corrected a table TSOP Pin and BGA Package Capacitance: Added values for TSOP Ordering Information: Removed leaded parts CFI Table: Altered Erase Block Region 1 & 2 Global: Change document status to Full Production Removed 70ns access speed Command Definitions (x16 mode) Table: Corrected addresses for Program operation Command Definitions (x8 mode) Table: Corrected addresses for Program operation GlobalRemoved VID (12V) Sector protect & unprotect features Primary Vendor-Specific Extended Query Table: Updated the data of CFI address 45hex Primary Vendor-Specific Extended Query Table: Updated the data of CFI address 2D hex thru 34 hex. S29GL064N (Model 04) Bottom Boot Sector Addresses Table: Updated S29GL064N (Model 04) Bottom Boot Sector Addresses Table: Updated S29GL064N (Model 04) Bottom Boot Sector Addresses Erase and Program Operations TableChanged tDS from 45 ns to 35 ns Absolute Maximum Rating: Removed OE# form table and notes Alternate CE# Controlled Erase and Program Operations: Changed tDS fro 45 ns to 35 ns Requirements for reading array data Sector ProtectionTitle changed to Advanced Sector Protection Advanced Sector ProtectionSection removed Erase and Program OperationsRemoved note 4 Alternate CE# Controlled Erase and Program OperationsRemoved note 4 GlobalCorrected minor typos AC Characteristics: Updated Data#Polling Timing DC Characteristics: Updated Data#Polling Timing DC Characteristics: Changed Note 1 in Table DC Characteristics-CMOS Compatible Ordering Information: Added LAE064 package option Connection Diagram: Figure 3.3; Title chang
*A	4968016	RYSU	10/16/2015	Updated to Cypress template.
	.555010		. 5, . 5, 25 15	Updated Cypress logo.
*B	5737059	RYSU	05/26/2017	Added Automotive part numbers.  Added Section 17.1 Erase Endurance on page 71 and Section 17.2 Data Retention on page 71.

Document Number: 001-98525 Rev. \*B



# Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

## **Products**

**USB Controllers** 

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic cypress.com/touch **Touch Sensing** 

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

## **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **ПОСТАВКА** ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

# Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

## http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

## Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru\_6 moschip.ru\_4 moschip.ru\_9