

# **TDA7572**

200 W mono bridge PWM amplifier with built-in step-up converter

## **Features**

- Input stage and gain compressor
- Over-modulation protection and current limiting
- **Modulator**
- DAC
- Step-up
- Mode control
- Diagnostics / safety
- Power control

## **Description**

TDA7572 is a highly integrated, highly versatile, semi-custom IC switch mode audio amplifier. It integrates audio signal processing and power amplification tailored for standalone remote bass box applications, while providing versatility for full bandwidth operation in either automotive or consumer audio environments. It's configured as one full bridge channel, using two clocked PWM modulators driving external, complementary FET's.

# **HiQUAD-64**

Broad operating voltage is supported, allowing operation from both 14 V and 42 V automotive power buses, as well as from split supplies for consumer electronics use.

A current mode control boost converter controller is provided to allow high power operation in a 14 V environment. Turn-on and turn-off transients are minimized by soft muting/unmuting and careful control of offsets within the IC.

Digital Audio input is supported by an integrated one channel DAC. Sophisticated diagnostics and protection provide fault reporting via I<sup>2</sup>C and power shutdown for safety related faults.

TDA7572 is packaged in a HiQUAD-64 package.

#### <span id="page-0-0"></span>**Table 1. Device summary**



# **Contents**









# **List of tables**





# **List of figures**





## <span id="page-6-0"></span>**1 Detailed features**

- Input Stage and Gain Compressor
	- Differential, high CMRR, analog input
	- Programmable input attenuation/gain to support up to four drive levels
	- Noiseless Gain compression of up to 16 dB with programmable attack and decay.
	- Compressor controlled by monitoring estimated THD
	- Soft mute / un-mute for pop control
- Over-modulation Protection and Current Limiting
	- Adaptive pulse injection prevents missing pulses due to over modulation which maximizes useful output swing.
	- Programmable current limiting based on FET VDS
- Modulator
	- Optimized for low distortion at low switching frequency (approximation 110 kHz)
	- Dual Clocked PWM modulators for 3 state switching
	- External gain control / internal integrator components
	- Controls 4 external FETS with switching optimized for low EMI
	- Oscillation frequency selectable by  $I^2C$
	- Anti-pop shunt driver
- DAC
	- 18bit, mono
	- $1<sup>2</sup>S$  inputs 38-48 kHz, 96 kHz, 192 kHz
	- Hybrid architecture, area optimized for Bass
	- Full bandwidth supported by off loading the interpolator function
	- Synchronization with modulator
- Step-Up
	- On board STEP-UP step up converter, synchronized to the modulator frequency
	- Drives external NFET switch
	- Externally compensated
	- Soft start and current limiting
- Mode Control
	- Critical modes controllable by mode pins for bus-less operation
	- $I<sup>2</sup>C$  provides additional mode control
- Diagnostics / Safety
	- Offset, short, open, overcurrent, over temperature
	- $I<sup>2</sup>C$  used to report errors, and for configuration control
	- Faults pin used to report errors in bus-less environment
	- Clipping reported at a separate pin
	- Abnormal supply current detection disables input power for fail safe operation
	- Output current limiting
	- Power control
	- Latching control of an external PMOS power switch for safety related faults.
	- Power is switched off for safety related faults of abnormal supply current, excessive internal or external temperature, or persistent output stage over-current that fails to be controlled by the pulse-by-pulse current limiting method



## <span id="page-7-0"></span>**2 Interface description**

<sup>2</sup>C bus and mode control pins are use to control operation. Default values of all the operating modes are deterministic, some of these values are intrinsic to the IC and some are determined by configurations pins. The configuration pins are read at power-up and copied into registers, which may later be modified using the  $I<sup>2</sup>C$  bus, if one is present. This allows varied operation in an environment where NO  $1<sup>2</sup>C$  bus is present, while allowing full control and override of pin programmed modes when used with  $I^2C$ .



<span id="page-7-1"></span>



## <span id="page-8-0"></span>**3 Pins description**

<span id="page-8-1"></span>







#### <span id="page-9-0"></span>**Table 2. Pin list by argument**





#### **Table 2. Pin list by argument (continued)**





## **Table 2. Pin list by argument (continued)**

#### <span id="page-11-0"></span>**Pin list** Table 3.







#### **Table 3. Pin list (continued)**



 $\sqrt{2}$ 

ע טושטו.	r III III (vultillucu)	
Pin#	Pin name	<b>Description</b>
49	<b>DGND</b>	GND logic supply decoupling
50	<b>VDIG</b>	5V logic supply decoupling
51	VM2.5	-2.5 V analog supply output
52	<b>SVR</b>	Vs/2 analog reference filter capacitor. Reference for input stage.
53	<b>VP2.5</b>	+2.5 V analog supply output
54	Mode1	Mode control bit1, selects standby/normal/l <sup>2</sup> C/diagnostic operation
55	Mode <sub>0</sub>	Mode control bit0, selects standby/normal/ <sup>12</sup> C/diagnostic operation
56	AutoMuteVSetting	Auto-Mute Voltage Setting
57	MUTE_L	Mute input and / or timing cap, assertion level low
58	VSM3	Die tab connection to lowest supply voltage - gnd for single ended supplies, negative supply for split supplies
59	VSM4	Die tab connection to lowest supply voltage - gnd for single ended supplies, negative supply for split supplies
60	ADDR1/CompEnable	$I2C$ address set ( $I2C$ mode) Compressor Enable/disable (non-bus mode)
61	ADDR0/Fault/Clip_L	$I2C$ address set ( $I2C$ mode) Fault output in non bus mode (non-bus mode) Clipping indicator, assertion level low, (when DAC is enabled)
62	l <sup>2</sup> CDATA/AttackSel	I <sup>2</sup> C data (I <sup>2</sup> C mode) Compressor aggressiveness selection (non-bus mode)
63	$I^2CLK$	I <sup>2</sup> C Clock
64	<b>IlimitThresh</b>	Output stage Current Limiting trip voltage setpoint

**Table 3. Pin list (continued)**



## <span id="page-14-0"></span>**4 Electrical specifications**

## <span id="page-14-1"></span>**4.1 Absolute maximum ratings**

<span id="page-14-5"></span>



## <span id="page-14-2"></span>**4.2 Thermal data**

#### <span id="page-14-6"></span>Table 5. **Thermal data**



## <span id="page-14-3"></span>**4.3 Electrical characteristics**

Unless otherwise specified, all ratings below are for -40 °C < T<sub>J</sub> < 125 °C, V<sub>SP</sub> = 42 V,  $V_{\text{SM}}$  = 0V and the application circuit of *[Figure 12](#page-56-2)*. Operation of the IC above this junction temperature will continue without audible artifacts until thermal shutdown, but these parameters are not guaranteed to be within the specifications below.  $F_{\text{PWM}} = 110 \text{ kHz}$ , Booster not enabled.

## <span id="page-14-4"></span>**4.3.1 Operating voltage and current**

<span id="page-14-7"></span>





 $\overline{\mathbf{y}}$ 

Symbol	<b>Parameters</b>	<b>Test conditions</b>		Min.	Typ.	Max.	<b>Units</b>
$V_{\sf SPLIT}$	Operating voltage V <sub>SP</sub> - V <sub>SM</sub> split supply rails	Normal operation required Split supply application configuration, V <sub>SM</sub> <v<sub>SVR-4, <math>VSP &gt; VSVR+4</math></v<sub>	8	48	58	$\vee$	
<sup>I</sup> stdby	Stand-by current	IC in standby, Mode 0, and Mode 1 low $V_s = 42$ V			50 at $T = 85 °C$ 10 at $T = 25 °C$	μA	
		Outputs tristated	V <sub>14</sub>		13	20	
<sup>I</sup> tristate	Tristate current	Booster not running, $F_{\text{vwm}} =$ nominal	<b>VSP</b>		15	25	mA
	Mute mode current	MUTE asserted,	V14		15		mA
<b>IMUTE</b>			<b>VSP</b>		20		

**Table 6. Operating voltage and current (continued)**

## <span id="page-15-0"></span>**4.3.2 Under voltage lockout**

<span id="page-15-1"></span>



<b>Symbol</b>	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
$V14+$	Auto-tristate supply voltage V14 positive slope	The IC is goes out from tristate if 14 V-VSM become higher than this value	6.5		8	$\mathsf{V}$
V14h	Auto-tristate 14V voltage hysteresis	Comparator hysteresis for auto- tristate threshold				$\vee$
V <sub>14su</sub>	Step-up tristate	The step-up is in tristate when voltage lower than this threshold	5		8	$\mathsf{V}$
	Auto-mute supply		$V14-$		$V14-$	
V14mute-	voltage V14 negative	The IC goes in mute if 14 V-VSM become lower than this value	$+$		$\ddot{}$	$\vee$
	slope		0.7V		1.2V	
	Auto-mute supply		$V14V+$		$V14V+$	
$V14$ mute+	voltage V14 positive	The IC goes in play if 14 V-VSM become higher than this value	$+$		$+$	$\vee$
	slope		40 mV		170 mV	
<b>SVR-UVLO</b>						
	Auto-tristate SVR	The IC is kept in tristate if VSvr -		5.2		
Vsvr-	voltage negative slope	VSM become less than this value	$-15%$	X	$+15%$	$\vee$
		Vautomute VSetting-V <sub>SVR</sub> =VVSVR		<b>VVSVR</b>		
		The IC is goes out from tristate if		6		
$V$ svr $+$	Auto-tristate SVR	VSvr - VSM become higher than	$-15%$	X	$+15%$	$\mathsf{V}$
	voltage positive slope	this value Vautomute VSetting-V <sub>SVR</sub> =VVSVR		<b>VVSVR</b>		
	Auto-tristate SVR	Comparator hysteresis for auto-	0.40		1.2V	
<b>VPOH</b>	voltage hysteresis	tristate threshold	$\mathbf{x}$		x	$\vee$
		Vautomute VSetting-V <sub>SVR</sub> =VVSVR	<b>VVSVR</b>		<b>VVSVR</b>	

**Table 7. Under voltage lockout (continued)**

## <span id="page-16-0"></span>**4.3.3 Input stage**

<span id="page-16-1"></span>





 $\overline{\mathbf{y}}$ 

<b>Symbol</b>	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
	Input clipping level	INLEVEL1=0, INLEVEL0=0	2	$\frac{1}{2}$	$\blacksquare$	V <sub>RMS</sub>
	Voltage level of the input	INLEVEL1=0, INLEVEL0=1	$\overline{7}$	۰	$\overline{\phantom{a}}$	V <sub>RMS</sub>
$V_{InMax}$	that trespassed cause clipping in the preamplifier	INLEVEL1=1, INLEVEL0=0	2.6		$\overline{\phantom{a}}$	<b>V<sub>RMS</sub></b>
		INLEVEL1=1, INLEVEL0=1	9.5	$\overline{\phantom{0}}$	$\overline{\phantom{a}}$	V <sub>RMS</sub>
$A_{IN\_0}$		$(V_{AOUT}V_{SVR}) / (VInP-VinM)$ INLEVEL1=0, INLEVEL0=0, no compression	-4	-3	-2	dB
$A_{IN_2}$	Input stage gain	$(V_{AOUT} V_{SVR}) / (VInP-VinM)$ INLEVEL1=0, INLEVEL0=1, no compression	$-15$	-14	-13	dB
$A_{IN\_1}$		$(V_{AOUT} V_{SVR}) / (VInP-VinM)$ INLEVEL1=1, INLEVEL0=0 no compression	$-6.3$	$-5.3$	$-4.3$	dB
$A_{IN\_3}$		$(V_{AOUT} V_{SVR}) / (VInP-VinM)$ INLEVEL1=1, INLEVEL0=1, $-17.6$ no compression		$-16.6$	$-15.6$	dB
$V_{\text{outH}}$	AOUT output voltage swing	With respect to SVR, 10 K loading to a buffered version of SVR	$\mathbf{2}$			V
$V_{\text{outL}}$	AOUT output swing	With respect to SVR, 10 K loading to a buffered version of SVR	$\overline{\phantom{0}}$		$-2$	V
<b>AOUT<sub>THD</sub></b>	<b>THD</b>	Vin=1 Vrms, f=20-20 kHz, INLEVEL1=0, INLEVEL0=0, no compression		0.01	0.05	%
	Output slew rate	Vin=1KHz square wave, 2 Vpp, INLEVEL1=0, INLEVEL0=0, no compression Time to transition from 10 % to 90 %			8	μs
	AOUT clip detector	Duty cycle of the Clipping signal when there is 5 % distortion at the output of AOUT, f=1 kHz, $R_1$ =10 kohm	15		25	$\%$
$f_{-3dB}$	Frequency response	Vin=1Vrms, INLEVEL1=0, INLEVEL0=0	20			kHz
<b>CMRR</b>	Common mode rejection ratio	$V_{CM}$ =1 $V_{RMS}$ @1 kHz CMRR= A <sub>VDIFF</sub> /A <sub>VCM</sub> INLEVEL1=0, INLEVEL0=0 No compressor	47			dB

**Table 8. Input stage (continued)**









Symbol	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
<b>Mute</b>						
	Mute attenuation	Mute pin voltage = Dgnd Vin=1 Vrms				dB
	Charge current	100	$+30%$	μA		
	Discharge current	$-30%$	100	$+30\%$	μA	
	Maximum voltage where we must Mute threshold be in complete mute				1.5	$\vee$
	Unmute threshold					$\vee$
	Mute to unmute transition voltage		0.2	0.3	0.44	$\vee$
	Vol	IC in mute mode, FastMute=1 $Iout = 0$			Digital $GND +$ 0.1	v
	Voh	IC in unmute, lout=0	<b>VDIGITAL-</b> 0.1			$\vee$
	<b>Fast mute Resistance</b>	<b>FASTMUTE =1</b> Vmutepin =1.5 V	420	550	680	Ohm

**Table 8. Input stage (continued)**



## <span id="page-20-0"></span>**4.3.4 Oscillator**

#### <span id="page-20-1"></span>**Table 9. Oscillator**





#### <span id="page-21-0"></span>**4.3.5 Modulator**

#### <span id="page-21-2"></span>**Table 10. Modulator**



## <span id="page-21-1"></span>**4.3.6 Gate drive and output stage control**

#### <span id="page-21-3"></span>**Table 11. Gate drive and output stage control**





<b>Symbol</b>	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	<b>Max</b>	<b>Units</b>
$\mathsf{NV}_{\mathsf{GS\_ON}}$	NFET gate voltage that will block PFET enhancement		2.5			
	NFET gate voltage that will $N_{\text{GS\_OFF}}$ allow PFET enhancement		-		3.5	

**Table 11. Gate drive and output stage control (continued)**

## <span id="page-22-0"></span>**4.3.7 Diagnostics**

#### <span id="page-22-1"></span>**Table 12. Diagnostics**









## <span id="page-23-0"></span>**4.4 Voltage booster**

#### <span id="page-23-1"></span>**Table 13. Voltage booster**







#### **Table 13. Voltage booster (continued)**

## <span id="page-24-0"></span>**4.4.1 Digital to analog converter**

<span id="page-24-1"></span>**Table 14. Digital to analog converter**

Symbol	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
	Dynamic range at -60 dBFS	At output of analog filter -60dBFS input 1KHz sine tone				dB
	Noise floor			20	μV	
	THD+N at maximum useful input level	$Input = -1.5$ dBFS The DAC output is limited to prevent operation in regions of degraded DAC performance. This spec represents the performance at this maximum practical value			-60	dB
	<b>Silent Mute</b>	Must engage after 25 mS of <- 96 dbFS input signal	20		30	ms
	Differential output voltage	Magnitude of -1.5 dBFS sine, 1 kHz	$-10%$	2.1	$+10%$	<b>Vrms</b>
	Output resistance		1.8	2.5	3.0	kΩ



## <span id="page-25-0"></span>**4.4.2 I/O pin characteristics**

<span id="page-25-3"></span>**Table 15. I/O pin characteristics**

Symbol	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
SCL/CLIP_L	SCL/CLIP_L pin leakage current	$\overline{\phantom{0}}$	$-15$		15	μA
SCL/CLIP_L	SCL/CLIP_L pin sink	$V_{SCL/CLIP\_L}$ < 375 mV				
$\overline{\phantom{a}}$	$V_{INL}$	$\overline{\phantom{0}}$			1.5	v
$\overline{\phantom{0}}$	V <sub>INH</sub>	$\overline{\phantom{0}}$	2.3			
٠	ADDR0 ADDR1 threshold low	$\overline{\phantom{a}}$	۰			
۰	ADDR0 ADDR1 threshold high  -		4			

## <span id="page-25-1"></span>**4.4.3 Operational amplifier cells**

#### <span id="page-25-4"></span>**Table 16. Op. amp. cells**



#### <span id="page-25-2"></span>**4.4.4 Shunt**

#### <span id="page-25-5"></span>**Shunt** Table 17.





## <span id="page-26-0"></span>**4.4.5 Application information**

These are required parameters of the overall operation of the TDA7572 IC in its application circuit and will form the overall functional testing for TDA7572

Symbol	<b>Parameters</b>	<b>Test conditions</b>	Min.	Typ.	Max.	<b>Units</b>
		1 W, 100 Hz, $V_{SP} = 14.4$ V $RI = 2 ohm$ Only modulator (1)			0.5	$\%$
	THD+Noise	4W $V_{CC}$ = 14 V and $V_{CC}$ = 42 V $F_B = 100$ Hz $^{(1)}$			0.3	$\%$
		50 W F <sub>B</sub> = 1 kHz $V_{CC}$ = 42 V		$\overline{\phantom{a}}$	0.4	$\%$
	Output noise	$V_{SP}$ = 14.4 $V^{(1)}$			400	uVrms
	Output offset	$V_{CC}$ = 14.4 V $V_{CC}$ = 42 V	$-100$ $-200$	0 0	100 200	mV
	Output offset	Offset modulator only ( $V_{CC}$ =14.4 V)	$-70$	0	70	mV

<span id="page-26-1"></span>**Table 18. Analog operating characteristics**

1. Note: the measure is affected by the testing board noise.



## <span id="page-27-0"></span>**5 I2C and mode control**

The Mode1 and Mode0 pins are used to enable TDA7572. These perform the function of bringing the IC out of standby (typically handled by a single standby pin on most audio IC's) as well as determining if the  $I^2C$  bus is active or if power-up Diagnostics shall automatically occurs.

The Auto-mute voltage pin is used to provide an under-voltage-lockout for the IC. Using a resistor divider between V2P5 and SVR a series of comparator prevent the IC from powerup further until sufficient voltage is present at VSP and SVR (equal to GND) in the split supply case. Once this voltage requirement is met, the chip is forced into mute (a special, direct form of mute that does not use or act upon the MUTE pin) under a second, higher voltage threshold is met. At this point the IC performs its normal power-up, controlled by the state of the MODE pins and the various configuration pins. Refer to the under-voltage lockout (UVLO) section of the documentation for details on these thresholds.

The Auto-mute voltage pin is also used to provide an over-voltage shutdown based on absolute voltage of VSP-VSM.

Mode1	Mode <sub>0</sub>	<b>State/function</b>
0	$\Omega$	Standby, or "Off"
0	1	No $I^2C$ bus mode TDA7572 enabled Configuration defaults read from pin $I2C$ disabled Power-Up-Diagnostics disabled
1	1	$I2C$ bus mode TDA7572 enabled $I2C$ enabled Power-Up-Diagnostics disabled TDA7572 enabled Configuration defaults read from pins $I2C$ disabled Power-Up-Diagnostics enabled
1	0	DIAGNOSTIC mode TDA7572 enabled Configuration defaults read from pins $I2C$ disabled Power-Up-Diagnostics enabled

<span id="page-27-1"></span>Table 19. **Power-up mode control** 

When I<sup>2</sup>C bus is active, determined by the Mode0 and Mode1 pins, any operating mode of the IC may be modified and diagnostics may be controlled and results read back.



The protocol used for the bus is the following and comprises:

- a start condition (S)
- a chip address byte (the LSB bit determines read / write transmission)
- a subaddress byte
- $a$  sequence of data (N-bytes + acknowledge)
- $a$  stop condition  $(P)$

#### **Addresses**



 $S =$ Start

 $R/W = "0"$  -> Receive-Mode (Chip could be programmed by  $\mu P$ )

"1" -> Transmission-Mode (Data could be received by µP)

I = Auto increment - when 1, the address is automatically increased for each byte transferred

X: not used

ACK = Acknowledge

 $P =$ Stop

MAX CLOCK SPEED 500kbits/s

The I<sup>2</sup>C address is user determined by pins ADDR1 and ADDR0. See table below:

#### <span id="page-28-0"></span>Table 20. **T**<sup>2</sup>C chip address



#### **Write procedure:**

Two possible write procedures are possible:

- 1. without increment: the I bit is set to 0 and the register is addressed by the subaddress. Only this register is written by the data following the subaddress byte.
- 2. with increment: the I bit is set to 1 and the first register read is the one addressed by subaddress. Are written the register from this address up to stop bit or the reaching of last register.

#### <span id="page-28-1"></span>**Table 21. Example of write instruction with increment**





#### **Read Procedure:**

Two possible read procedures are possible:

- 1. without increment: the I bit is set to 0 and the register is addressed by the subaddress sent in the previous write procedure. Only this register is written by the data following the address.
- 2. with increment: the I bit is set to 1 and the first register read is the one addressed by subaddress sent in the previous write procedure. Are written the register from this address up to stop bit or the reaching of last register.

Example of read instruction with increment and previous addressing by write instruction and restart bit (Sr).

<span id="page-29-0"></span>**Table 22. Example of read instruction with increment** 

	<b>Device</b> <b>Address</b>	$R/\overline{W}$		Register <b>Address</b>		Device I <b>Address</b>	$R/\overline{W}$ -		<b>DATA1</b>		DATA <sub>2</sub>		DATA n	
	S 0011000		A	<b>ADDR</b>		A   Sr   0011000				IA   MS1   A   LS1   A   MS2   A   LS2   A   MSn   A   LSn   NA   P				

In the following tables are reported the meaning of each  $I^2C$  bus present in the device.



## <span id="page-30-0"></span>**5.1 Input control register**

Subaddress: XXI00001.

#### <span id="page-30-1"></span>**Table 23. Input control register**



## <span id="page-31-0"></span>**5.2 Faults 1 register**

Subaddress: XXI 00010.

#### <span id="page-31-1"></span>**Table 24. Faults 1 register**





## <span id="page-32-0"></span>**5.3 Faults 2 register**

Subaddress: XXI 00011.

#### <span id="page-32-1"></span>**Table 25. Faults 2 register**





## <span id="page-33-0"></span>**5.4 Control register**

Subaddress: XXI 00100.

#### <span id="page-33-1"></span>**Table 26. Control register**



## <span id="page-34-0"></span>**5.5 Modulator register**

Subaddress: XXI 00101.

#### <span id="page-34-1"></span>**Table 27. Modulator register**





## <span id="page-35-0"></span>**5.6 Testing register**

Subaddress: XXI 00110.

#### <span id="page-35-1"></span>**Table 28. Testing register**





## <span id="page-36-0"></span>**6 Input stage and gain compressor**

## <span id="page-36-1"></span>**6.1 Input stage**

The input stage accepts differential analog audio and provides a single ended output that is referenced to SVR, a slowly changing reference signal that is close to  $V_{CC/2}$ . This signal is present on the pin 6 (SVR). Four input stage gains are selectable, chosen such that input signal levels of either 2  $V<sub>RMS</sub>$ , 2.6  $V<sub>RMS</sub>$ , 7  $V<sub>RMS</sub>$ , or 9.7  $V<sub>RMS</sub>$  will provide full scale unclipped output swing of this stage.

The variable gain is realized by a single ended input attenuator (with respect to SVR), such that both differential and common-mode voltages are attenuated, and by, mean of a reconfiguration of the Op-Amp feedback.

These are controlled by two bits, one controlling the input attenuator, and the other controlling the Op-Amp configuration. The bits INLEVEL0 in the InputControl register (register addr 1, bit 1) and INLEVEL1 in the Modulator register (register addr. 5, bit 2) determine the gain selection. The default value of INLEVEL0 and INLEVEL1 bits are determined by the voltage levels at power-up on pins PLL/INLEVEL0 (pin 63) pin and SCL/INLEVEL1 (pin 62) respectively allowing gain selection without the requirement of an <sup>2</sup>C bus. INLEVEL0 controls the input attenuator, and INLEVEL1 controls the configuration of the feedback around the Op. Amp.



This stage is powered from  $\pm 2.5$ Volts, centered around SVR. Output swing is nominally  $\pm 2$ volts. The input common mode range is a function of the gain setting, the electrical parameters section must be consulted for details. It is expected that the inputs will be ac coupled, and because of this consideration must be given to the rate of change of SVR, as rapid changes to SVR could cause the inputs of this amplifier to run out of common mode range. i.e. the input decoupling capacitors can not charge fast enough to keep up with SVR

## <span id="page-36-2"></span>**6.2 Gain compressor**

A gain compressor is integrated in the front end of this stage, which provides up to 16dB of differential attenuation in approximately 0.5dB steps, varying somewhat depending on gain configuration. Compressor aggressiveness is programmable by the I<sup>2</sup>C data/AttackSel pin (providing a choice from two attack-time/decay-time pairs) in non- ${}^{12}C$  bus mode, or by  ${}^{12}C$ bus with 2 bits each for attack and decay and 2 bits for the distortion-to-attenuation table. These are bits ATTACK[1:0], DECAY[1:0], and TABLE[1:0] in the InputControl register. The ADDR1/CompEnable pin is used in non-I<sup>2</sup>C mode to enable or disable gain compression entirely.

The gain compressor operates by monitoring the estimated in THD due to clipping, overmodulation or over-current and commanding a change in the input attenuation based on the THD estimate. The input attenuator has 32 discrete steps. THD is estimated by measuring the time period between zero crossings where there is no clipping and the time when there



is clipping during that period. The THD estimate is calculated from the ratio between these times. Clipping means are any of the following conditions occurred: maximum modulation reached, output current limiting active, or voltage clipping at the AOUT pin. These are used to estimate THD, which is then mapped to a desired number of discrete steps of gain reduction. Attenuation is then changed at the next zero crossing of the signal at the Input Stage block

The attack time sets the minimum time allowed between gain reductions. At low frequency signals, where the time between zero crossings is greater than the attack time, the attack rate is dictated by the signal frequency, rather than this setting. Similarly, the decay time sets the minimum time allowed between gain increases, with the same caveats about rate dictated by the signal frequency.

The major tuning control here is the distortion-to-attenuation lookup table. It will determine how aggressively to operate and thus the relative amount of audible artifact. Decay time adjustment can be varied for audible effect and to mange average power.

Following are reported the correspondence between  $1<sup>2</sup>C$  bus registers and coefficients for Attack and decay time. The first table reports the one for compressor setting:

#### <span id="page-37-0"></span>**6.2.1 Setting in I2C bus mode**

**GainTable[1:0]:** Selects the distortion versus gain step size table to be used, including the ability to disable the gain compressor.

Gain table [1:0]	Pseudo THD,% / T2/T1 ratio	Number of gain steps					
00	Gain compressor disabled						
01	0.02						
	3.0	2					
	0.02						
10	3.0	2					
	5.0	3					
	0.02						
11	3.0	2					
	5.0	3					
	15.0	4					

<span id="page-37-1"></span>Table 29 **Distortion versus gain step size** 

**RELEASE[1:0]:** Sets the maximum release rate of the gain compressor according to the table below:

<span id="page-37-2"></span>





57

**ATTACK[1:0]:** Sets the maximum Attack rate of the gain compressor according to the table below:

<b>Attack [1:0]</b>	<b>Clock counts</b>	Nominal time at 400 kHz clock
00	6ر	$160 \mu s$
01	$\Omega'$	320 µs
10	8ر	$640 \,\mu s$
	9ر	$1.28$ ms

<span id="page-38-1"></span>Table 31. Sets the maximum attack rate of the gain compressor

Setting in NOI<sup>2</sup>CBUS mode:

I<sup>2</sup>CDATA/AttackSel - pin 51 -> Attack/release rate selection

ADDR1/CompEnable - pin 54 -> Gain compression effort selection

<span id="page-38-2"></span>



#### <span id="page-38-0"></span>**6.2.2 Soft-mute function, without pre-limiter**

Well-behaved over-modulation protection and current-limiting allow this IC to not require a pre-limiter before the modulator. This allows the amplifier to always take advantage of the available supply voltage. A limited output voltage can be done in a crude manner by using AOUT's max output swing, and counting on its clipping signal to drive the compressor.

A soft mute/unmute is incorporated at AOUT. It works by slowly muxing AOUT from the input signal to SVR. In this way, dc offsets occurring in any upstream stages are kept inaudible. The mux slew time is determined by the voltage slew rate at the MUTE\_L pin (pin 10), which is asserted low. Mute can by driven either be by external means, or controlled by I2C command.

The MUTE bit, present in the input control register (D0, InputControl register), controls muting by discharging or charging the MUTE\_L pin. The default value for this bit for NOI2C mode is 0 that lead to a charging of mute cap. Abrupt muting is available by use of the MuteSpeed bit. When MuteSpeed is asserted, MUTE\_L is rapidly charged and discharged by a small resistance (approximately 500 ohms). In the pictures below are reported the two application circuits and the internal circuitry of mute correspondent to.

<span id="page-38-3"></span>



#### <span id="page-39-0"></span>**Figure 4. Mute by I2C bus command**



*Note: when the modulator is set in TRISTATE the mute pin is fast-discharged by the fast-mute internal circuitry. When the modulator is take back out of TRISTATE the preamplifier is put in play back by a fast un-mute transient.*



## <span id="page-40-0"></span>**7 Modulator**

The modulator PWM is the main function of device. Two modulators are provided which are operated independently but configured for bridged mono operations. They are synchronized by virtue of the common clock that drives them and operate as a three-state modulator (phase shifting PWM modulation type) when the audio is inverted going to one modulator. This inversion is accommodated by a dedicated inverter block present between the InvIn and InvOut pin.



<span id="page-40-1"></span>

The above scheme reports the application circuits and internal block involved in the PWM modulator. The analog signal is differential to single ended converted by the amplifier. The signal obtained is inserted as current in the virtual ground of modulator MOD0. The conversion is obtained trough R1 resistor. The same signal, output of AOUT, is inverted and inserted in the virtual ground MOD1 through the resistor R1.

In order to obtain a PWM signal a square wave is inserted in both MOD0 and MOD1 through the RQ resistor. The Gain of Modulator is equal to the ratio of R1/R2. In Order to choose the value of RQ has to take into account the stability of modulator, guarantee if the following relation is respected:

$$
\text{Equation 1}\frac{\text{VP2.5}}{\text{RQ}} > \frac{\text{VAOUTmax}}{\text{R1}} + \frac{\text{VSP}-\text{VSVR}}{\text{R2}}
$$

Clocked PWM modulators using an integrated T-network double integrator are implemented. The end user has the ability to trade distortion for EMI by switching faster or slower, controlled by PWMClock[1:0] in the modulator register.



l



<span id="page-41-1"></span>

Pulse injection is being used with the clocked PWM scheme to prevent missing pulses from an over-modulation condition. The minimum pulse width is dynamically determined by looking at the delay from the comparator output to the actual switching of the FET stage. This delay is used to extend any pulses from the modulator that would otherwise be too short. Circuitry is provided to keep the integrator hovering near the level at which limiting first occurred, which prevents transients once we leave the over modulation condition. This is done by summing in a current that is proportional to the amount of time that the pulse is extended.

Since only three- state modulation is supported, it may prove necessary to slightly delay the clock going to one modulator to prevent the noise from the switching of one modulator affecting the second modulator when there is no audio input. This can be done with a small RC on the clock feeding one modulator. The same result could be obtained adding the RC on the feedback feeding one modulator.

The reference voltage of the modulator changes from SVR at it's input, to Vcc/2 at its output. This allows output signal to be centered between the supply rails, increasing unclipped output voltage swing by preventing asymmetric clipping. This is accomplished using the LVLSFT pin, as described in the previous paragraph. It has been pointed out that there is potential for abrupt transients at the output stage, as this scheme will attempt to have the outputs track VCC/2, while it may be better for avoiding pops to have them rise slowly with SVR. The end user needs to make this decision by making or not the connection between HVCC and LVLSFT pin. Will not be present pop noise in a system with perfect symmetry between the two modulators branch. Pop noise will rise with increasing of asymmetry.

## <span id="page-41-0"></span>**7.1 FET drive**

Gate drive circuits are provided to drive complementary external FETS. An internal regulator to supply the low side gate drivers provides a voltage 10V above VSM. This fully enhances the FETs without exceeding their  $V_{GS}$  limits. A separate regulator 10V below  $V_{SB}$  is used for the high side gate drivers.

Shoot-through is prevented by sensing  $V_{GS}$  of each FET with a dedicated sense line (GateSensing), and blocking the opposite FET turn-on if the active FET in a ½ bridge has a  $|V_{GS}|$ >  $|V_{Threshold}|$ . This allows discrete components to be used to adjust gate charging without concern over shoot-through.

The drivers are capable to provide high current for a short time (about 5  $\mu$ s) and a lower current after this time(~150 mA). This is done to give enough charge current at the commutation and avoid short-cut overcurrent.

The V<sub>DS</sub> of the enhanced FET of each  $\frac{1}{2}$  bridge is used monitor current and detect overcurrent condition. The sensed  $V_{DS}$  signal is blanked such that sensing is only active when the FET is enhanced and any turn on transients have settled. There are two type of overcurrent intervention: current limitation, cycle-by-cycle limitation. The current limitation



consists in a clipping of current when the first threshold for  $V_{DS}$  is trespassed. It is obtained by sink or source current to the virtual ground of modulator integrator. The cycle-by-cycle limitation is a strong limitation. If the second  $V_{DS}$  threshold is trespassed for more than about 2µs the half bridge is tri-stated. If this condition persists for more then four PWM periods the modulator is definitely tri-stated. It is possible setting the threshold  $V_{DS}$  voltage for the current limiting by the pin IlimitThreshold: the first threshold is the value voltage value of this pin (referred to VN2.5), the second one is the same value multiply by the factor 1.5.

## <span id="page-42-0"></span>**7.2 Anti-pop shunt driver**

The device is provided by a driver able to control an anti-pop shunt MOS which is connectable in series or in parallel to the load. During the mute-to-play or play-to-mute transition an external MOS is able to disconnect (MOS in series) or short (MOS in parallel) the speaker in order to reduce the audible pop noise.

The shunt driver is able to source or sink a predefined current (see *[Table 17](#page-25-5)*). The following diagram reports the temporal behave of current at the shunt pin respect to the voltage on the mute pin in NO  $I^2C$  bus mode.



<span id="page-42-1"></span>Figure 6. Current sourced by the shunt pin in NO I<sup>2</sup>C bus mode

In  $I^2C$  bus mode it is possible to change the driver current direction only by change the bit D0 of byte 5. When the bit is set to 1 the current is sourced. By default the current is sourced.



## <span id="page-43-0"></span>**8 DAC**

A one channel DAC is provided. A balance between die area and functionality has been made - the interpolator function required for full bandwidth operation has been off-loaded to an external DSP. This allows Bass-only operation of the DAC without any processing assistance, while full bandwidth audio requires external interpolation assistance.

The DAC has a differential output:

- positive output DAC1(32)
- negative output DAC2(31)

On these pins are present a four level squared wave, composed by the differences of two PWM wave have one an amplitude 16 times lower than the other. The output voltage on DAC1 and DAC2 is compatible to the digital supply VDIG.

<span id="page-43-1"></span>**Figure 7. DAC circuit diagram**



where is filtered by means of capacitors and put in the AOUT Differential to single-ended input, as reported in the picture above. The maximum signal present output of converter is 1.4 Vrms. The setting to use for the Diff-to-SE converter is Gain= -3 dB (INLEVEL1=0,INLEVEL0=0).

Communication is through a standard  $1<sup>2</sup>S$  port.  $1<sup>2</sup>C$  is available too.

Acting on the I<sup>2</sup>C Control registers it is possible turn-on the DAC (DACEnb) and choose the configuration (Fratio(1:0). With Fratio = "00"/"01" the configuration is for bass only. The Input sample frequency is 48 kHz (Fs). In case of Fratio = "10" the configuration is for full band. The input sample rate for this case is 96 kHz (Fs) and the first x2 interpolator has to be implemented off-line in the DSP. A well checked structure to realize could be the following:



Coefficients: -11,11,-16,22,-30,40,-53,69,-91,122,-168,247,-426,1300,2047,1300,….

44/64 Doc ID 13875 Rev 2

In case of Fratio = "11" the configuration is still for full band. The input sample rate for this case is 192 kHz (Fs) and the first x4 interpolator has to be implemented off-line in the DSP. For the first x2 interpolator could be used the precedent, for the second one should be used the following:



Coefficients: -190, 1199,2047,…

To implement the first interpolator are necessary 28 memory access, 14 sum and14 MAC (multiply with accumulation) at rate Fs. For the second one are, instead, enough 4 memory access, 2 sum and 2 MAC at rate 2 Fs. In the following schematic is reported the structure for the two interpolator eventually to implement in the DSP.

#### <span id="page-44-0"></span>**Figure 8. Two interpolator structure diagram**



The I<sup>2</sup>S format is used to transfer audio samples:

#### <span id="page-44-1"></span>**Figure 9. I2S format diagram**



Where the WS is a clock at frequency Fs(48,96,192 kHz) and discern which channel is transferred, where the SCL is the interface clock at 64\*Fs(3.07, 6.14, 12.29 MHz). The SDA are the bit transferred, 32 for each channel. Only the first 18 bits are taken into account and only one channel. The Control register bit L/R selects the channel amplified.

The internal clock used to clock the DAC logic is obtained from the PLL that lock to the  $1^{2}S$ clock present on pin SCL. In order to work the PLL needs a RC series network connected to pin PLL/INLEVEL0 (pin 44). Optimal value are C=100 nF, R=33 Ohm with in parallel an 1.8 pF capacitance



## <span id="page-45-0"></span>**9 Step-up**

A current boost controller is provided to allow high power operation in the 14V automotive environment. This is a clocked PWM, current mode control block that drives an external NFET. Following is present the application circuits.



<span id="page-45-1"></span>

In the Step-up implemented is present a current control loop and a voltage one to fix the output voltage. On the pin BSTVSense is reported the voltage VSP except for the gain of Step-up, here imposed by the ratio R1 and R2. To improve stability, response time and inductor requirements, an inner current control loop has been implemented. The inductor parasitic resistance will be an adequate current sensor, and it is expected that with an RC could be cancelled the zero of the boost inductor. Instead of use the parasitic resistor of inductor a series sensing resistor could be used. The current sensing is take out by the pins V14Sense and Csense.

To avoid destructive startup currents, soft startup is provided which functions by increasing the allowed current limit using 4 steps roughly 4 ms apart.

An overcurrent condition is declared if there is an extended period of high current.

Excessive current is detected (by monitoring the voltage across Csense and V14Sense pins) for a period exceeding 20 ms, which are considered to be caused by a fault condition, are detected as Csense exceeding a voltage threshold and are handled by forcing a restart of the soft start sequence when over-current is declared. Following are reported the threshold of current limiting.





<span id="page-46-0"></span>**Figure 11. Threshold of current limiting diagram**

The  $I^2C$  bus register that is set for default to "habilitation" enables the step up. In case of 14 V operation or split supply the step-up and no  $I^2C$  bus mode the step-up is disabled by connects the BSTVSense pin to a reference of at least five volts over VSM.

During the testing phase the digital test mode is entered by put Csense pin at least 3V under 14V pin.



## <span id="page-47-0"></span>**10 Diagnostics**

Diagnostics are grouped into two categories, those performed only during standby, and those available during amplifier operation.

When Mode<sup>[1:0]</sup> indicate the  $I^2C$  is active, the RunDiag bit must be set (by an  $I^2C$  write to the Faults1 register) to initiate diagnostics.

When Mode<sup>[1:0]</sup>indicate the  $I^2C$  is not active, the state of Mode<sup>[1:0]</sup> are further decoded to determine if the diagnostics should be run automatically during power-up

Diagnostics performed during power-up (Power Up Diagnostic or PUD, sometimes called "Turn-on-diagnostics") are:

- 1. Output shorted to ground
- 2. Output shorted to Vs
- 3. Shorted transducer
- 4. Open Transducer

During operation the following conditions are continuously monitored:

- 1. DC offset across the speaker
- 2. Die temperature
- 3. External temperature
- 4. Output Clipping
- 5. Output overcurrent
- 6. Power supply overcurrent

Faults are reported in a simple manner for bus free operation. The open drain WS/Clip L pin asserts when clipping occurs, and the Address0/Fault\_L pin asserts if any there are any other faults. In case of bus free operation the Address0/Fault is the logical OR of all fault conditions. When  $I^2C$  bus is present, one can read detailed fault status, as well as control the diagnostics being performed via TDA7572's registers, Address0/Fault\_L is used to determine which one has to be the  $I^2C$  bus Address0 of this IC or, in case of DAC operation, it is used to assert when clipping occurs. In this case the Address0 of  $I<sup>2</sup>C$  bus address is automatically set to zero, which implies that only two TDA7572 can be addressed. In any Mode case a clipping output is present.

The detailed procedure implemented to manage these faults follows:

## <span id="page-47-1"></span>**10.1 Faults during operation**

#### <span id="page-47-2"></span>**10.1.1 DC offset across the speaker**

I<sup>2</sup>C bus: If the module of VHOUTF1 - VHOUTF2 > 3Vfor more then 100ms the Offset bit in register Faults2 is set and the external FET's are tristated. The bit is cleared using the W1TC procedure. Resetting the bit removes the tristate mode and modulator operation is restored

No  $I<sup>2</sup>C$  bus: Operation is as above except the fault is also reported by asserting the Address0/Fault\_L pin. In order to restart the system is necessary to pass through standby mode.



#### <span id="page-48-0"></span>**10.1.2 Die temperature**

- $\bullet$  I<sup>2</sup>C bus: The Twarn bit in register Faults2 bus register is set when the first threshold is exceeded. If the second threshold is exceeded the SCR is enabled (only if the PassFETctrl bit is set to one) which allows the external power switch to latch off, and can only be restarted by removing and reapplying power. Twarn is cleared using the W1TC procedure.
- No  $I<sup>2</sup>C$  bus: Operates as above, except the non-latched version (real-time version) of the Twarn bit is reported on the Address0/Fault\_L pin. The value of PassFETctrl is determined by the SDA/SCR\_Enb pin, which is read at power-up.

#### <span id="page-48-1"></span>**10.1.3 External temperature**

- $\bullet$  I<sup>2</sup>C bus: The ExtTwarn bit is set if the voltage at the NTC pin exceeds the first threshold. If the second threshold is exceeded the SCR is enabled (only if the PassFETctrl register is set to one). ExtTwarn is cleared by the W1TC procedure
- No  $I^2C$  bus: Operates as above, except the non-latched version (real-time version) of ExtTwarn register is reported on the Address0/Fault pin. The value of PassFETctrl bit is determined by the SDA/SCR\_Enb pin, which is read at power-up

#### <span id="page-48-2"></span>**10.1.4 Output clipping**

- $\bullet$  I<sup>2</sup>C bus: The Clip bit in the Faults2 register is set when the clipping detected. The Clip bit is cleared by the W1TC procedure. Clipping is detected if there is maximum modulation or over current control at the modulator, or if the AOUT pin clips.
- No  $I<sup>2</sup>C$  bus: The instantaneous value of clipping, as defined above, is reported on the SCL/CLIP\_L pin. The pin is pulled low during a clipping event (assertion level low).
- DAC Enabled: To handle the case when the DAC is in use and to meet the requirement of a physical clipping signal, the clipping signal is brought out to the Addr0/Fault pin

#### <span id="page-48-3"></span>**10.1.5 Output over-current**

- $\bullet$  I<sup>2</sup>C bus: The output current is clipped/limited by pulse injection into the modulator when the qualified VDS of the active FET exceeds the first threshold, at the same time the IoutTrip bit is set. If the second threshold is exceeded the current is cycle-by-cycle limited by switching the FET's off after few microsecond. If the cycle-to-cycle limitation is present for more then 4 cycle the SCR is enabled (only if the PassFETctrl register is set to one) and the external FET are tristated. In case of the SCR is disabled the external FET are not tristated and the limitation still going. The register is cleared by the W1TC procedure.
- No  $I^2C$  bus: In addition to the above, the clipping out pin is engaged by the current limitation. The value of PassFETctrl bit is determined by the SDA/SCR\_Enb pin, which is read at power-up



#### <span id="page-49-0"></span>**10.1.6 Power supply overcurrent**

- I<sup>2</sup>C bus: The bit IsenTrip is set when the voltage between the ISSENP and ISSENM pins exceeds the threshold. Also, the power control SCR is turned on (only if the PassFETctrl register is set to one). IsenTrip is cleared by the W1TC procedure.
- $\bullet$  No I<sup>2</sup>C bus: In addition the above, the non-latched version of IsenTrip register is reported on the Address0/Fault\_L pin. The value of PassFETctrl bit is determined by the SDA/SCR\_Enb pin, which is read at power-up:
- NOTE: The Output current is monitored only when the output signal is in the +/-1.2V (see offset detector specification) range for more then 100ms. When this condition is reached a switch present between ISSENM and ISSENP is switched off. Normally this switch shorts the ISSENM pin to the ISSENP, allowing external filter caps to used to condition the current sense signal.

#### <span id="page-49-1"></span>**10.1.7 Fault handling**



<span id="page-49-2"></span>Table 34. **Fault handling** 

*Note: in legacy mode (no I2C bus) the Output over-current warning information is not reported on the fault pin, while is present on the clipping detector output pin.* 



Events that put in tri-state the Modulator:

- Diagnostic on
- Offset detection
- Output over-current second threshold trespassed

Events that enable the Fault Pin without  $I^2C$  bus:

- Diagnostic Fault
- Junction thermal warning
- External thermal warning
- Supply current over-threshold
- Offset detection

Events that enable the SCR:

- Over-temperature protection
- Output over-current second threshold trespassed
- Supply current over-threshold

#### <span id="page-50-0"></span>**10.1.8 Faults during power-up:**

This is a power-up diagnostic useful to detect: load short to ground, load short to supply, short across the transducer, open transducer. The PUD could be performed with and without I<sup>2</sup>C bus.

 $\bullet$  I<sup>2</sup>C bus: setting the bit 4 of Fault1 register the diagnostic begin. The capacitor TestC is then charged by a thevenin circuits with R = 155 k $\Omega$  and supply equal to 1.75 V. The value of capacitor is choose in order to have an audible charge ramp and at the same time in order to have an acceptable charge time. The diagnostic time start when the TestC pin reaches the 98 % of full charge. During the diagnostic time of 100 ms a current equal to

$$
I = \frac{2.45}{3 \cdot \text{RlSet}}
$$

The drop across the load produced by this current is continuously monitored. A fault is detected if the drop and/or the absolute value of pin HB1Out and HB2Out are abnormal for the full 100 ms period set when a fault is detected the correspondent bit in the Fault1 register is set and the diagnostic keep running until the fault is present. In case no fault is detected after the 100 ms period the capacitor is discharged and the current on the load is reduced down to zero. When this current is at the 2 % of is nominal value the bit 4 of Fault1 register is set to zero. Pulling this register the operator could understand the state of diagnostic. Note that during diagnostic cycle the output FET are in tristate.

No  $I^2C$  bus: The operation of diagnostic is equal to the one with  $I^2C$  bus. The only differences are about the habilitation, which is selected by the mode, and the assertion of fault presence, which is done trough the addr0/Fault pin. At the end of diagnostic the Fault pin is for sure low and the external FET start to commute.

These are the thresholds to take into account for short to ground and short to supply:





These are instead the thresholds to take into account for the short and open transducers with some example with a predefined current:





## <span id="page-52-0"></span>**11 Oscillator**

A common clock is needed to run all switching blocks at one frequency to avoid beating. The internally generated clock is used for the PWM modulators and to run the dc-dc converter. To blur the EMI spectrum, sub-audible frequency dither incorporated.

- When the DITH-sel pin is logic gnd then the internal oscillator operates without dither.
- With a cap there is  $\pm$ 100UA dithering functions
- Putting DITH-sel to VDIG allows an external clock to be accepted from CLKin-out at 4X the selected frequency
- Clock out is referred to VP2.5 and VM2.5, while external clock input is referred to DGND and VDIG
- External CLKin-out is always active. When DITH-sel is different to VDIG on this pin is present a 4X modulator frequency at digital level.

The dither acts to span the intermodulation products present around multiple of switching frequency. Dither the modulator frequency means make it slowly changing around a nominal value. In case of a capacitor is connected to the DITH-sel pin a triangular drop is present across it and the modulator frequency value follows these behave. The maximum value reaches by it is the nominal value plus 10 %, while the minimum value is nominal one minus 10 %. This pick frequency values are reached when the DITH-sel pin reach the maximum voltage value. The value of capacitor is involved in the ratio of variation of modulator frequency, provided that it acts on triangular wave frequency.

In case of DAC operation the modulator frequency of PWM digital out of this component is lock to the  $I^2S$  input frequency, which is different from the analog modulator frequency imposed by the described oscillator. No high value intermodulation product are generated by difference of this frequency because the presence of filter between DAC out and Diff-to-SE input. However a multiple frequency of DAC could be imposed to analog modulator by the CLKin-out pin. In this case no dither can be introduced.



## <span id="page-53-0"></span>**12 Under voltage lock out (UVLO)**

The UVLO lock at the voltage references value used to run the device. If some of them are not in the rate band the system is put in tristate or in standby. The Auto-mute Voltage Setting pin (pin56) voltage is used to define the limits of this voltage references.

List of monitored pin:

- 1. MODE0 and MODE1 voltage value
- 2. VSP-VSM voltage difference
- 3. SVR voltage value
- 4. VSP-SVR or VSR-VSM voltage difference
- 5. V14 voltage value

In the UVLO could be defined four blocks:

- VSP UVLO
- VP2.5/VM2.5 UVLO
- V14 UVLO
- SVR UVLO

## <span id="page-53-1"></span>**12.1 VSP-UVLO**

This block monitors the VSP-VSM drop and eventually moves the modulator in mute or in tristate. The limits imposed by the VSP-UVLO block are principally three:

- 1. an adjustable limit on the minimum supply/drop
- 2. an adjustable limit on the maximum supply/drop
- 3. an absolute limit on the maximum supply

The adjustable limits are obtained by means of the reference voltage present on the AutomuteVSetting pin, which is fixed by means of a ladder resistor of R1 and R2 between VP2.5 and SVR.

The comparators that sense the voltage drop for the auto mute are provided of hysteresis. An hysteresis is still present for the auto-tristate and expressed in the spec as two different thresholds that are function of reference voltage and slope polarity.

## <span id="page-53-2"></span>**12.2 V14 - UVLO**

This block monitors the V14-VSM drop voltage and eventually moves the modulator in mute or in tristate. The V14-UVLO block fixes a limit on the minimum drop.

An hysteresis is present for the auto-tristate and expressed in the spec as two different thresholds that are function of slope polarity. An hysteresis is still present for the auto-mute and expressed in the spec as two different thresholds that are function of auto-tristate threshold and slope polarity.



## <span id="page-54-0"></span>**12.3 SVR - UVLO**

This block monitors the SVR-VSM drop voltage and eventually moves the modulator in tristate. The SVR-UVLO block fixes a limit on the minimum drop.

An hysteresis is present for the auto-tristate and expressed in the spec as two different thresholds that are function of slope polarity. An hysteresis is still present for the auto-mute and expressed in the spec as two different thresholds that are function of auto-tristate threshold and slope polarity.



## <span id="page-55-0"></span>**13 Start-up procedures, modulator turn-on after a tristate condition**

## <span id="page-55-1"></span>**13.1 Start-up**

Condition to be respected to turn-on the modulator at the start-up:

- Are MODE0 and/or MODE1 pins at voltage higher than 2.3V?
- Is the command "TristateMOD" Set to "1"?
- Is the PLL locked? (Only in case of digital Input)
- Is the Thermal protection FLAG ON?
- Are the VSP-VP2.5 and VM2.5-VSM drop voltage respectively over VAP and VAM?
- Is the VSP-VSM voltage lower than  $V_{U}$  and  $V_{U}$ ?
- Is the total VSP-VSM Higher than VPO+?
- Is the SVR pin higher than Vsvr+?
- Is the 14V pin supply higher than V14mute+?

TristateMOD represents an internal signal which is

- in NO  $I^2C$  bus mode set to '1' when the digital supply pin VDIG (50) reaches its steady state value.
- in  $I^2C$  mode set to '1' when the digital supply pin VDIG (50) reaches its steady state value and by  $I^2C$  bus is written '1' on the D4 bit of modulator register.
- in NO  $I^2C$  DIAGNOSTIC set to '1' when the digital supply pin VDIG (50) reaches its steady state value and the turn-on diagnostic has positive result.

The thermal protection represent an internal signal which is set to '1' at the start-up and eventually set to '0' if

- the internal temperature trespass the second threshold and/or
- the external temperature trespass the second threshold

Once all the listed condition present in the above table are respected the modulator is get out from tri-state after ~500 µs.

## <span id="page-55-2"></span>**13.2 Tristate**

When the modulator is put in tristate by some diagnostic condition the system retrieve from this condition in two possible mode depending from the supplies configuration

- split supply: The modulator starts to switch  $\sim$  500 µs after all conditions listed in the above table are realized.
- Single-supply: Only in case of single supply, is activated a circuit that inhibit the startup of the SVR capacitor charge (then the modulator enable) if the SVR voltage is higher than 1.5 V. If, during the normal activity of the modulator, an event that moves the modulator in tristate is present (due to, as example, an UVLO) the Vsvr gets to discharge until its value is under 1.5V. Ones reached this value the capacitor SVR start to charge. The modulator starts to switch ~500 µs after all conditions listed in the above table are realized. Purpose of this circuit is to avoid fast turn-off/on of the modulator and increase the pop performance.



# <span id="page-56-0"></span>**14 Applications**

## <span id="page-56-1"></span>**14.1 Single supply**

 $\bigoplus$  ouz  $+14V$  $\ddot{\ddot{\varepsilon}}$  $\bar{\mathbf{Q}}$ 4C00110 *AC00110* $\Box$ ‴ֲן  $\frac{1}{2}$  $^{+15}$ П ع ۾  $\frac{1}{3} \frac{1}{6} \frac{1}{6} \frac{1}{6} \frac{1}{6} \frac{1}{6} \frac{1}{6}$ ă  $\alpha$  $\frac{1}{1}$   $\frac{3}{5}$ ∤≹ ∘ ⋛<sub>≬₿</sub>⋛<sub>ĕ</sub> Ŵ і≸  $\dot{\circ}$ |-<br>|-<br>|-w~<del>+</del> Έ Έ ះ<br>ភូមិ w.  $L_{\text{H}}$  a ι<br>∤¥ ari 910K<br>—∎Wutes  $\frac{1}{2}$ iqGND **ODE1** onea ÅЛЕ  $\overline{1}$ 3 Kin  $\overline{8}$  $jmp-lep$ jmp-dither jmp-SCRer  $\frac{1}{5}$ ţ  $\mathsf{P}^\mathsf{L}_\mathsf{E}$ 

<span id="page-56-2"></span>**Figure 12. Single supply evaluation board schematic.**





<span id="page-57-0"></span>





 $\sqrt{2}$ 

## <span id="page-58-0"></span>**14.2 Split supply**



<span id="page-58-1"></span>**Figure 14. Split supply evaluation board schematic.**

Doc ID 13875 Rev 2 59/64



<span id="page-59-0"></span>**Figure 15. Split supply evaluation PCB**



## <span id="page-60-0"></span>**14.3 THD+N step-up on**

The graph below report the THD+N vs. Pout of a TDA7572 board with step-up on and 50 Hz input sine wave. Condition and step to made the board working are:

- 1. connect a voltage supplier to the connector J1: Positive terminal (max 14V) connected to L14V, ground terminal connected to -Vs.
- 2. connect the differential input signal on INP and INM BNC input or connect the single ended input on the INP BNC and short cut the INM BNC.
- 3. connect the load of  $4 \Omega$  to the connector J2.
- 4. turn-on the device by means of MODE0 switch.
- 5. put in play the device by operating on MUTE switch



#### <span id="page-60-1"></span>**Figure 16. THD+N step-up on**



 $\sqrt{27}$ 

## <span id="page-61-0"></span>**15 Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *[www.st.com](http://www.st.com)*.

ECOPACK® is an ST trademark.



<span id="page-61-1"></span>

# <span id="page-62-0"></span>**16 Revision history**

#### <span id="page-62-1"></span>Table 35. **Document revision history**





#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**

64/64 Doc ID 13875 Rev 2





info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

#### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9