

## AD9762

### FEATURES

Member of Pin-Compatible TxDAC Product Family  
 125 MSPS Update Rate  
 12-Bit Resolution  
 Excellent Spurious Free Dynamic Range Performance  
 SFDR to Nyquist @ 5 MHz Output: 70 dBc  
 Differential Current Outputs: 2 mA to 20 mA  
 Power Dissipation: 175 mW @ 5 V to 45 mW @ 3 V  
 Power-Down Mode: 25 mW @ 5 V  
 On-Chip 1.20 V Reference  
 Single +5 V or +3 V Supply Operation  
 Package: 28-Lead SOIC and TSSOP  
 Edge-Triggered Latches

### APPLICATIONS

Communication Transmit Channel:  
 Basestations (Single/Multichannel Applications)  
 ADSL/HFC Modems  
 Direct Digital Synthesis (DDS)  
 Instrumentation

### PRODUCT DESCRIPTION

The AD9762 is the 12-bit resolution member of the TxDAC series of high performance, low power CMOS digital-to-analog converters (DACs). The TxDAC family which consists of pin compatible 8-, 10-, 12-, and 14-bit DACs is specifically optimized for the transmit signal path of communication systems. All of the devices share the same interface options, small outline package and pinout, thus providing an upward or downward component selection path based on performance, resolution and cost. The AD9762 offers exceptional ac and dc performance while supporting update rates up to 125 MSPS.

The AD9762's flexible single-supply operating range of 2.7 V to 5.5 V and low power dissipation are well suited for portable and low power applications. Its power dissipation can be further reduced to a mere 45 mW without a significant degradation in performance by lowering the full-scale current output. Also, a power-down mode reduces the standby power dissipation to approximately 25 mW.

The AD9762 is manufactured on an advanced CMOS process. A segmented current source architecture is combined with a proprietary switching technique to reduce spurious components and enhance dynamic performance. Edge-triggered input latches and a 1.2 V temperature compensated bandgap reference have been integrated to provide a complete monolithic DAC solution. Flexible supply options support +3 V and +5 V CMOS logic families.


The AD9762 is a current-output DAC with a nominal full-scale output current of 20 mA and > 100 kΩ output impedance.

TxDAC is a registered trademark of Analog Devices, Inc.

### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM



Differential current outputs are provided to support single-ended or differential applications. Matching between the two current outputs ensures enhanced dynamic performance in a differential output configuration. The current outputs may be tied directly to an output resistor to provide two complementary, single-ended voltage outputs or fed directly into a transformer. The output voltage compliance range is 1.25 V.

The on-chip reference and control amplifier are configured for maximum accuracy and flexibility. The AD9762 can be driven by the on-chip reference or by a variety of external reference voltages. The internal control amplifier which provides a wide (>10:1) adjustment span allows the AD9762 full-scale current to be adjusted over a 2 mA to 20 mA range while maintaining excellent dynamic performance. Thus, the AD9762 may operate at reduced power levels or be adjusted over a 20 dB range to provide additional gain ranging capabilities.

The AD9762 is available in 28-lead SOIC and TSSOP packages. It is specified for operation over the industrial temperature range.

### PRODUCT HIGHLIGHTS

1. The AD9762 is a member of the TxDAC product family which provides an upward or downward component selection path based on resolution (8 to 14 bits), performance and cost.
2. Manufactured on a CMOS process, the AD9762 uses a proprietary switching technique that enhances dynamic performance beyond what was previously attainable by higher power/cost bipolar or BiCMOS devices.
3. On-chip, edge-triggered input CMOS latches interface readily to +3 V and +5 V CMOS logic families. The AD9762 can support update rates up to 125 MSPS.
4. A flexible single-supply operating range of 2.7 V to 5.5 V and a wide full-scale current adjustment span of 2 mA to 20 mA allow the AD9762 to operate at reduced power levels.
5. The current output(s) of the AD9762 can be easily configured for various single-ended or differential circuit topologies.

# AD9762—SPECIFICATIONS

## DC SPECIFICATIONS ( $T_{\text{MIN}}$ to $T_{\text{MAX}}$ , $AVDD = +5\text{ V}$ , $DVDD = +5\text{ V}$ , $I_{\text{OUTFS}} = 20\text{ mA}$ , unless otherwise noted)

| Parameter                                                                | Min    | Typ   | Max    | Units                        |
|--------------------------------------------------------------------------|--------|-------|--------|------------------------------|
| RESOLUTION                                                               | 12     |       |        | Bits                         |
| DC ACCURACY <sup>1</sup>                                                 |        |       |        |                              |
| Integral Linearity Error (INL)                                           |        |       |        |                              |
| $T_A = +25^\circ\text{C}$                                                | −2.5   | ±0.75 | +2.5   | LSB                          |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$                                     | −4.0   | ±1.0  | +4.0   | LSB                          |
| Differential Nonlinearity (DNL)                                          |        |       |        |                              |
| $T_A = +25^\circ\text{C}$                                                | −1.5   | ±0.5  | +1.5   | LSB                          |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$                                     | −2.0   | ±0.75 | +2.0   | LSB                          |
| ANALOG OUTPUT                                                            |        |       |        |                              |
| Offset Error                                                             | −0.025 |       | +0.025 | % of FSR                     |
| Gain Error (Without Internal Reference)                                  | −10    | ±2    | +10    | % of FSR                     |
| Gain Error (With Internal Reference)                                     | −10    | ±1    | +10    | % of FSR                     |
| Full-Scale Output Current <sup>2</sup>                                   | 2.0    |       | 20.0   | mA                           |
| Output Compliance Range                                                  | −1.0   |       | +1.25  | V                            |
| Output Resistance                                                        |        | 100   |        | k $\Omega$                   |
| Output Capacitance                                                       |        | 5     |        | pF                           |
| REFERENCE OUTPUT                                                         |        |       |        |                              |
| Reference Voltage                                                        | 1.08   | 1.20  | 1.32   | V                            |
| Reference Output Current <sup>3</sup>                                    |        | 100   |        | nA                           |
| REFERENCE INPUT                                                          |        |       |        |                              |
| Input Compliance Range                                                   | 0.1    |       | 1.25   | V                            |
| Reference Input Resistance                                               |        | 1     |        | M $\Omega$                   |
| Small Signal Bandwidth (w/o $C_{\text{COMP1}}$ ) <sup>4</sup>            |        | 1.4   |        | MHz                          |
| TEMPERATURE COEFFICIENTS                                                 |        |       |        |                              |
| Offset Drift                                                             |        | 0     |        | ppm of FSR/ $^\circ\text{C}$ |
| Gain Drift (Without Internal Reference)                                  |        | ±50   |        | ppm of FSR/ $^\circ\text{C}$ |
| Gain Drift (With Internal Reference)                                     |        | ±100  |        | ppm of FSR/ $^\circ\text{C}$ |
| Reference Voltage Drift                                                  |        | ±50   |        | ppm/ $^\circ\text{C}$        |
| POWER SUPPLY                                                             |        |       |        |                              |
| Supply Voltages                                                          |        |       |        |                              |
| $AVDD$ <sup>5</sup>                                                      | 2.7    | 5.0   | 5.5    | V                            |
| $DVDD$                                                                   | 2.7    | 5.0   | 5.5    | V                            |
| Analog Supply Current ( $I_{\text{AVDD}}$ )                              |        | 25    | 30     | mA                           |
| Digital Supply Current ( $I_{\text{DVDD}}$ ) <sup>6</sup>                |        | 1.5   | 2      | mA                           |
| Supply Current Sleep Mode ( $I_{\text{AVDD}}$ )                          |        |       | 8.5    | mA                           |
| Power Dissipation <sup>6</sup> (5 V, $I_{\text{OUTFS}} = 20\text{ mA}$ ) |        | 133   | 160    | mW                           |
| Power Dissipation <sup>7</sup> (5 V, $I_{\text{OUTFS}} = 20\text{ mA}$ ) |        | 190   |        | mW                           |
| Power Dissipation <sup>7</sup> (3 V, $I_{\text{OUTFS}} = 2\text{ mA}$ )  |        | 45    |        | mW                           |
| Power Supply Rejection Ratio— $AVDD$                                     | −0.4   |       | +0.4   | % of FSR/V                   |
| Power Supply Rejection Ratio— $DVDD$                                     | −0.025 |       | +0.025 | % of FSR/V                   |
| OPERATING RANGE                                                          | −40    |       | +85    | $^\circ\text{C}$             |

### NOTES

<sup>1</sup>Measured at  $I_{\text{OUTA}}$ , driving a virtual ground.

<sup>2</sup>Nominal full-scale current,  $I_{\text{OUTFS}}$ , is  $32 \times$  the  $I_{\text{REF}}$  current.

<sup>3</sup>Use an external buffer amplifier to drive any external load.

<sup>4</sup>Reference bandwidth is a function of external cap at COMP1 pin and signal level. Refer to Figure 41.

<sup>5</sup>For operation below 3 V, it is recommended that the output current be reduced to 12 mA or less to maintain optimum performance.

<sup>6</sup>Measured at  $f_{\text{CLOCK}} = 25\text{ MSPS}$  and  $f_{\text{OUT}} = 1.0\text{ MHz}$ .

<sup>7</sup>Measured as unbuffered voltage output into  $50\text{ }\Omega$   $R_{\text{LOAD}}$  at  $I_{\text{OUTA}}$  and  $I_{\text{OUTB}}$ ,  $f_{\text{CLOCK}} = 100\text{ MSPS}$  and  $f_{\text{OUT}} = 40\text{ MHz}$ .

Specifications subject to change without notice.

# DYNAMIC SPECIFICATIONS

( $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ ,  $AV_{\text{DD}} = +5\text{ V}$ ,  $DV_{\text{DD}} = +5\text{ V}$ ,  $I_{\text{OUTFS}} = 20\text{ mA}$ , Differential Transformer Coupled Output,  $50\ \Omega$  Doubly Terminated, unless otherwise noted)

| Parameter                                                                                     | Min | Typ | Max | Units                        |
|-----------------------------------------------------------------------------------------------|-----|-----|-----|------------------------------|
| <b>DYNAMIC PERFORMANCE</b>                                                                    |     |     |     |                              |
| Maximum Output Update Rate ( $f_{\text{CLOCK}}$ )                                             | 125 |     |     | MSPS                         |
| Output Settling Time ( $t_{\text{ST}}$ ) (to 0.1%) <sup>1</sup>                               |     | 35  |     | ns                           |
| Output Propagation Delay ( $t_{\text{PD}}$ )                                                  |     | 1   |     | ns                           |
| Glitch Impulse                                                                                |     | 5   |     | pV-s                         |
| Output Rise Time (10% to 90%) <sup>1</sup>                                                    |     | 2.5 |     | ns                           |
| Output Fall Time (10% to 90%) <sup>1</sup>                                                    |     | 2.5 |     | ns                           |
| Output Noise ( $I_{\text{OUTFS}} = 20\text{ mA}$ )                                            |     | 50  |     | $\text{pA}/\sqrt{\text{Hz}}$ |
| Output Noise ( $I_{\text{OUTFS}} = 2\text{ mA}$ )                                             |     | 30  |     | $\text{pA}/\sqrt{\text{Hz}}$ |
| <b>AC LINEARITY</b>                                                                           |     |     |     |                              |
| Spurious-Free Dynamic Range to Nyquist                                                        |     |     |     |                              |
| $f_{\text{CLOCK}} = 25\text{ MSPS}$ ; $f_{\text{OUT}} = 1.00\text{ MHz}$                      |     |     |     |                              |
| $T_{\text{A}} = +25^{\circ}\text{C}$                                                          | 75  | 79  |     | dBc                          |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$                                                          | 73  |     |     | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MSPS}$ ; $f_{\text{OUT}} = 1.00\text{ MHz}$                      |     | 79  |     | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MSPS}$ ; $f_{\text{OUT}} = 2.51\text{ MHz}$                      |     | 74  |     | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MSPS}$ ; $f_{\text{OUT}} = 5.02\text{ MHz}$                      |     | 70  |     | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MSPS}$ ; $f_{\text{OUT}} = 20.2\text{ MHz}$                      |     | 57  |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MSPS}$ ; $f_{\text{OUT}} = 2.51\text{ MHz}$                     |     | 73  |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MSPS}$ ; $f_{\text{OUT}} = 5.04\text{ MHz}$                     |     | 67  |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MSPS}$ ; $f_{\text{OUT}} = 20.2\text{ MHz}$                     |     | 57  |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MSPS}$ ; $f_{\text{OUT}} = 40.4\text{ MHz}$                     |     | 53  |     | dBc                          |
| Spurious-Free Dynamic Range within a Window                                                   |     |     |     |                              |
| $f_{\text{CLOCK}} = 25\text{ MSPS}$ ; $f_{\text{OUT}} = 1.00\text{ MHz}$ ; 2 MHz Span         |     |     |     |                              |
| $T_{\text{A}} = +25^{\circ}\text{C}$                                                          | 78  | 86  |     | dBc                          |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$                                                          | 76  |     |     | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MSPS}$ ; $f_{\text{OUT}} = 5.02\text{ MHz}$ ; 2 MHz Span         |     | 84  |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MSPS}$ ; $f_{\text{OUT}} = 5.04\text{ MHz}$ ; 4 MHz Span        |     | 84  |     | dBc                          |
| Total Harmonic Distortion                                                                     |     |     |     |                              |
| $f_{\text{CLOCK}} = 25\text{ MSPS}$ ; $f_{\text{OUT}} = 1.00\text{ MHz}$                      |     |     |     |                              |
| $T_{\text{A}} = +25^{\circ}\text{C}$                                                          |     | -78 | -74 | dBc                          |
| $T_{\text{MIN}}$ to $T_{\text{MAX}}$                                                          |     |     | -72 | dBc                          |
| $f_{\text{CLOCK}} = 50\text{ MHz}$ ; $f_{\text{OUT}} = 2.00\text{ MHz}$                       |     | -75 |     | dBc                          |
| $f_{\text{CLOCK}} = 100\text{ MHz}$ ; $f_{\text{OUT}} = 2.00\text{ MHz}$                      |     | -75 |     | dBc                          |
| Multitone Power Ratio (8 Tones at 110 kHz Spacing)                                            |     |     |     |                              |
| $f_{\text{CLOCK}} = 20\text{ MSPS}$ ; $f_{\text{OUT}} = 2.00\text{ MHz}$ to $2.99\text{ MHz}$ |     | 73  |     | dBc                          |

## NOTES

<sup>1</sup>Measured single ended into  $50\ \Omega$  load.

Specifications subject to change without notice.

# DIGITAL SPECIFICATIONS

( $T_{MIN}$  to  $T_{MAX}$ , AVDD = +5 V, DVDD = +5 V,  $I_{OUTFS}$  = 20 mA unless otherwise noted)

| Parameter                       | Min | Typ | Max | Units   |
|---------------------------------|-----|-----|-----|---------|
| <b>DIGITAL INPUTS</b>           |     |     |     |         |
| Logic "1" Voltage @ DVDD = +5 V | 3.5 | 5   |     | V       |
| Logic "1" Voltage @ DVDD = +3 V | 2.1 | 3   |     | V       |
| Logic "0" Voltage @ DVDD = +5 V |     | 0   | 1.3 | V       |
| Logic "0" Voltage @ DVDD = +3 V |     | 0   | 0.9 | V       |
| Logic "1" Current               | -10 |     | +10 | $\mu$ A |
| Logic "0" Current               | -10 |     | +10 | $\mu$ A |
| Input Capacitance               |     | 5   |     | pF      |
| Input Setup Time ( $t_S$ )      | 2.0 |     |     | ns      |
| Input Hold Time ( $t_H$ )       | 1.5 |     |     | ns      |
| Latch Pulsewidth ( $t_{LPW}$ )  | 3.5 |     |     | ns      |

Specifications subject to change without notice.




Figure 1. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS\*

| Parameter                 | With Respect to | Min  | Max        | Units |
|---------------------------|-----------------|------|------------|-------|
| AVDD                      | ACOM            | -0.3 | +6.5       | V     |
| DVDD                      | DCOM            | -0.3 | +6.5       | V     |
| ACOM                      | DCOM            | -0.3 | +0.3       | V     |
| AVDD                      | DVDD            | -6.5 | +6.5       | V     |
| CLOCK, SLEEP              | DCOM            | -0.3 | DVDD + 0.3 | V     |
| Digital Inputs            | DCOM            | -0.3 | DVDD + 0.3 | V     |
| IOUTA, IOUTB              | ACOM            | -1.0 | AVDD + 0.3 | V     |
| COMP1, COMP2              | ACOM            | -0.3 | AVDD + 0.3 | V     |
| REFIO, FSADJ              | ACOM            | -0.3 | AVDD + 0.3 | V     |
| REFLO                     | ACOM            | -0.3 | +0.3       | V     |
| Junction Temperature      |                 |      | +150       | °C    |
| Storage Temperature       |                 | -65  | +150       | °C    |
| Lead Temperature (10 sec) |                 |      | +300       | °C    |

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9762 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ORDERING GUIDE

| Model     | Temperature Range | Package Description  | Package Option* |
|-----------|-------------------|----------------------|-----------------|
| AD9762AR  | -40°C to +85°C    | 28-Lead 300 mil SOIC | R-28            |
| AD9762ARU | -40°C to +85°C    | 28-Lead TSSOP        | RU-28           |
| AD9762-EB | Evaluation Board  |                      |                 |

\*R = SOIC, RU = TSSOP.

## THERMAL CHARACTERISTICS

### Thermal Resistance

28-Lead 300 mil SOIC

$$\theta_{JA} = 71.4^{\circ}\text{C/W}$$

$$\theta_{JC} = 23^{\circ}\text{C/W}$$


28-Lead TSSOP

$$\theta_{JA} = 97.9^{\circ}\text{C/W}$$

$$\theta_{JC} = 14.0^{\circ}\text{C/W}$$



## PIN CONFIGURATION



## PIN DESCRIPTIONS

| Pin No.    | Name     | Description                                                                                                                                                                                                                                                                           |
|------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1          | DB11     | Most Significant Data Bit (MSB).                                                                                                                                                                                                                                                      |
| 2–11       | DB10–DB1 | Data Bits 1–10.                                                                                                                                                                                                                                                                       |
| 12         | DB0      | Least Significant Data Bit (LSB).                                                                                                                                                                                                                                                     |
| 13, 14, 25 | NC       | No Internal Connection.                                                                                                                                                                                                                                                               |
| 15         | SLEEP    | Power-down Control Input. Active High. Contains active pull-down circuit, thus may be left unterminated if not used.                                                                                                                                                                  |
| 16         | REFLO    | Reference Ground when Internal 1.2 V Reference Used. Connect to AVDD to disable internal reference.                                                                                                                                                                                   |
| 17         | REFIO    | Reference Input/Output. Serves as reference input when internal reference disabled (i.e., Tie REFLO to AVDD). Serves as 1.2 V reference output when internal reference activated (i.e., Tie REFLO to ACOM). Requires 0.1 $\mu$ F capacitor to ACOM when internal reference activated. |
| 18         | FS ADJ   | Full-Scale Current Output Adjust.                                                                                                                                                                                                                                                     |
| 19         | COMP1    | Bandwidth/Noise Reduction Node. Add 0.1 $\mu$ F to AVDD for optimum performance.                                                                                                                                                                                                      |
| 20         | ACOM     | Analog Common.                                                                                                                                                                                                                                                                        |
| 21         | IOUTB    | Complementary DAC Current Output. Full-scale current when all data bits are 0s.                                                                                                                                                                                                       |
| 22         | IOUTA    | DAC Current Output. Full-scale current when all data bits are 1s.                                                                                                                                                                                                                     |
| 23         | COMP2    | Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1 $\mu$ F capacitor.                                                                                                                                                                                          |
| 24         | AVDD     | Analog Supply Voltage (+2.7 V to +5.5 V).                                                                                                                                                                                                                                             |
| 26         | DCOM     | Digital Common.                                                                                                                                                                                                                                                                       |
| 27         | DVDD     | Digital Supply Voltage (+2.7 V to +5.5 V).                                                                                                                                                                                                                                            |
| 28         | CLOCK    | Clock Input. Data latched on positive edge of clock.                                                                                                                                                                                                                                  |

# AD9762

## DEFINITIONS OF SPECIFICATIONS

### Linearity Error (Also Called Integral Nonlinearity or INL)

Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

### Differential Nonlinearity (or DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

### Monotonicity

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

### Offset Error

The deviation of the output current from the ideal of zero is called offset error. For  $I_{OUTA}$ , 0 mA output is expected when the inputs are all 0s. For  $I_{OUTB}$ , 0 mA output is expected when all inputs are set to 1s.

### Gain Error

The difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1s minus the output when all inputs are set to 0s.

### Output Compliance Range

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance.

### Temperature Drift

Temperature drift is specified as the maximum change from the ambient (+25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per degree C. For reference drift, the drift is reported in ppm per degree C.

### Power Supply Rejection

The maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

### Settling Time

The time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

### Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in pV-s.

### Spurious-Free Dynamic Range

The difference, in dB, between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

### Total Harmonic Distortion

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured output signal. It is expressed as a percentage or in decibels (dB).

### Multitone Power Ratio

The spurious-free dynamic range for an output containing multiple carrier tones of equal amplitude. It is measured as the difference between the rms amplitude of a carrier tone to the peak spurious signal in the region of a removed tone.




Figure 2. Basic AC Characterization Test Set-Up

## Typical AC Characterization Curves @ +5 V Supplies

(AVDD = +5 V, DVDD = +5 V,  $I_{OUTS} = 20$  mA, 50  $\Omega$  Doubly Terminated Load, Differential Output,  $T_A = +25^\circ\text{C}$ , SFDR up to Nyquist, unless otherwise noted)




Figure 3. SFDR vs.  $f_{OUT}$  @ 0 dBFS




Figure 4. SFDR vs.  $f_{OUT}$  @ 5 MSPS




Figure 5. SFDR vs.  $f_{OUT}$  @ 25 MSPS




Figure 6. SFDR vs.  $f_{OUT}$  @ 50 MSPS




Figure 7. SFDR vs.  $f_{OUT}$  @ 100 MSPS




Figure 8. SFDR vs.  $f_{OUT}$  @ 125 MSPS




Figure 9. Single-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/11$




Figure 10. Single-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/5$




Figure 11. Dual-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/7$




Figure 12. THD vs.  $f_{\text{CLOCK}}$  @  $f_{\text{OUT}} = 2 \text{ MHz}$




Figure 13. SFDR vs.  $f_{\text{OUT}}$  and  $I_{\text{OUTFS}}$  @ 100 MSPS, 0 dBFS




Figure 14. Differential vs. Single-Ended SFDR vs.  $f_{\text{OUT}}$  @ 100 MSPS




Figure 15. Typical INL




Figure 16. Typical DNL




Figure 17. SFDR vs. Temperature @ 100 MSPS, 0 dBFS




Figure 18. Single-Tone SFDR




Figure 19. Dual-Tone SFDR




Figure 20. Four-Tone SFDR

## Typical AC Characterization Curves @ +3 V Supplies

(AVDD = +3 V, DVDD = +3 V,  $I_{OUTFS}$  = 20 mA, 50  $\Omega$  Doubly Terminated Load, Differential Output,  $T_A$  = +25°C, SFDR up to Nyquist, unless otherwise noted)




Figure 21. SFDR vs.  $f_{OUT}$  @ 0 dBFS




Figure 22. SFDR vs.  $f_{OUT}$  @ 5 MSPS




Figure 23. SFDR vs.  $f_{OUT}$  @ 25 MSPS




Figure 24. SFDR vs.  $f_{OUT}$  @ 50 MSPS




Figure 25. SFDR vs.  $f_{OUT}$  @ 100 MSPS




Figure 26. SFDR vs.  $f_{OUT}$  @ 125 MSPS




Figure 27. Single-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/11$




Figure 28. Single-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/5$




Figure 29. Dual-Tone SFDR vs.  $A_{OUT}$  @  $f_{OUT} = f_{CLOCK}/7$




Figure 30. THD vs.  $f_{\text{CLOCK}}$  @  $f_{\text{OUT}} = 2 \text{ MHz}$




Figure 31. SFDR vs.  $f_{\text{OUT}}$  and  $I_{\text{OUTFS}}$  @ 100 MSPS, 0 dBFS




Figure 32. Differential vs. Single Ended SFDR vs.  $f_{\text{OUT}}$  @ 100 MSPS




Figure 33. Typical INL




Figure 34. Typical DNL




Figure 35. SFDR vs. Temperature @ 100 MSPS, 0 dBFS




Figure 36. Single-Tone SFDR




Figure 37. Dual-Tone SFDR




Figure 38. Four-Tone SFDR

## FUNCTIONAL DESCRIPTION

Figure 39 shows a simplified block diagram of the AD9762. The AD9762 consists of a large PMOS current source array that is capable of providing up to 20 mA of total current. The array is divided into 31 equal currents that make up the 5 most significant bits (MSBs). The next 4 bits or middle bits consist of 15 equal current sources whose value is 1/16th of an MSB current source. The remaining LSBs are binary weighted fractions of the middle-bits current sources. Implementing the middle and lower bits with current sources, instead of an R-2R ladder, enhances its dynamic performance for multitone or low amplitude signals and helps maintain the DAC's high output impedance (i.e., >100 kΩ).

All of these current sources are switched to one or the other of the two output nodes (i.e.,  $I_{OUTA}$  or  $I_{OUTB}$ ) via PMOS differential current switches. The switches are based on a new architecture that drastically improves distortion performance. This new switch architecture reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital sections of the AD9762 have separate power supply inputs (i.e., AVDD and DVDD) that can operate independently over a 2.7 volt to 5.5 volt range. The digital section, which is capable of operating up to a 125 MSPS clock rate, consists of edge-triggered latches and segment decoding logic circuitry. The analog section includes the PMOS current sources, the associated differential switches, a 1.20 V bandgap voltage reference and a reference control amplifier.

The full-scale output current is regulated by the reference control amplifier and can be set from 2 mA to 20 mA via an external resistor,  $R_{SET}$ . The external resistor, in combination with both the reference control amplifier and voltage reference  $V_{REFIO}$ , sets the reference current  $I_{REF}$ , which is mirrored over to the segmented current sources with the proper scaling factor. The full-scale current,  $I_{OUTFS}$ , is thirty-two times the value of  $I_{REF}$ .

## DAC TRANSFER FUNCTION

The AD9762 provides complementary current outputs,  $I_{OUTA}$  and  $I_{OUTB}$ .  $I_{OUTA}$  will provide a near full-scale current output,  $I_{OUTFS}$ , when all bits are high (i.e., DAC CODE = 4095) while  $I_{OUTB}$ , the complementary output, provides no current. The current output appearing at  $I_{OUTA}$  and  $I_{OUTB}$  is a function of both the input code and  $I_{OUTFS}$  and can be expressed as:

$$I_{OUTA} = (DAC\ CODE/4096) \times I_{OUTFS} \quad (1)$$

$$I_{OUTB} = (4095 - DAC\ CODE)/4096 \times I_{OUTFS} \quad (2)$$

where  $DAC\ CODE = 0$  to 4095 (i.e., Decimal Representation).

As mentioned previously,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is nominally set by a reference voltage  $V_{REFIO}$  and external resistor  $R_{SET}$ . It can be expressed as:

$$I_{OUTFS} = 32 \times I_{REF} \quad (3)$$

$$\text{where } I_{REF} = V_{REFIO}/R_{SET} \quad (4)$$

The two current outputs will typically drive a resistive load directly or via a transformer. If dc coupling is required,  $I_{OUTA}$  and  $I_{OUTB}$  should be directly connected to matching resistive loads,  $R_{LOAD}$ , which are tied to analog common, ACOM. Note,  $R_{LOAD}$  may represent the equivalent load resistance seen by  $I_{OUTA}$  or  $I_{OUTB}$  as would be the case in a doubly terminated 50 Ω or 75 Ω cable. The single-ended voltage output appearing at the  $I_{OUTA}$  and  $I_{OUTB}$  nodes is simply :

$$V_{OUTA} = I_{OUTA} \times R_{LOAD} \quad (5)$$

$$V_{OUTB} = I_{OUTB} \times R_{LOAD} \quad (6)$$

Note the full-scale value of  $V_{OUTA}$  and  $V_{OUTB}$  should not exceed the specified output compliance range to maintain specified distortion and linearity performance.

The differential voltage,  $V_{DIFF}$ , appearing across  $I_{OUTA}$  and  $I_{OUTB}$  is:

$$V_{DIFF} = (I_{OUTA} - I_{OUTB}) \times R_{LOAD} \quad (7)$$

Substituting the values of  $I_{OUTA}$ ,  $I_{OUTB}$ , and  $I_{REF}$ ;  $V_{DIFF}$  can be expressed as:

$$V_{DIFF} = \{ (2\ DAC\ CODE - 4095)/4096 \} \times (32\ R_{LOAD}/R_{SET}) \times V_{REFIO} \quad (8)$$

These last two equations highlight some of the advantages of operating the AD9762 differentially. First, the differential operation will help cancel common-mode error sources associated with  $I_{OUTA}$  and  $I_{OUTB}$  such as noise, distortion and dc offsets. Second, the differential code dependent current and subsequent voltage,  $V_{DIFF}$ , is twice the value of the single-ended voltage output (i.e.,  $V_{OUTA}$  or  $V_{OUTB}$ ), thus providing twice the signal power to the load.

Note, the gain drift temperature performance for a single-ended ( $V_{OUTA}$  and  $V_{OUTB}$ ) or differential output ( $V_{DIFF}$ ) of the AD9762 can be enhanced by selecting temperature tracking resistors for  $R_{LOAD}$  and  $R_{SET}$  due to their ratiometric relationship as shown in Equation 8.




Figure 39. Functional Block Diagram

# AD9762

## REFERENCE OPERATION

The AD9762 contains an internal 1.20 V bandgap reference that can be easily disabled and overridden by an external reference. REFIO serves as either an *input* or *output* depending on whether the internal or an external reference is selected. If REFLO is tied to ACOM, as shown in Figure 40, the internal reference is activated and REFIO provides a 1.20 V output. In this case, the internal reference *must* be compensated externally with a ceramic chip capacitor of 0.1  $\mu$ F or greater from REFIO to REFLO. Also, REFIO should be buffered with an external amplifier having an input bias current less than 100 nA if any additional loading is required.




Figure 40. Internal Reference Configuration

The internal reference can be disabled by connecting REFLO to AVDD. In this case, an external reference may then be applied to REFIO as shown in Figure 41. The external reference may provide either a fixed reference voltage to enhance accuracy and drift performance or a varying reference voltage for gain control. Note that the 0.1  $\mu$ F compensation capacitor is not required since the internal reference is disabled, and the high input impedance (i.e., 1 M $\Omega$ ) of REFIO minimizes any loading of the external reference.




Figure 41. External Reference Configuration

## REFERENCE CONTROL AMPLIFIER

The AD9762 also contains an internal control amplifier that is used to regulate the DAC's full-scale output current,  $I_{OUTFS}$ . The control amplifier is configured as a V-I converter as shown in Figure 41, such that its current output,  $I_{REF}$ , is determined by the ratio of the  $V_{REFIO}$  and an external resistor,  $R_{SET}$ , as stated in Equation 4.  $I_{REF}$  is copied over to the segmented current sources with the proper scaling factor to set  $I_{OUTFS}$  as stated in Equation 3.

The control amplifier allows a wide (10:1) adjustment span of  $I_{OUTFS}$  over a 2 mA to 20 mA range by setting  $I_{REF}$  between 62.5  $\mu$ A and 625  $\mu$ A. The wide adjustment span of  $I_{OUTFS}$  provides several application benefits. The first benefit relates directly to the power dissipation of the AD9762, which is proportional to  $I_{OUTFS}$  (refer to the Power Dissipation section). The second benefit relates to the 20 dB adjustment, which is useful for system gain control purposes.

The small signal bandwidth of the reference control amplifier is approximately 1.4 MHz and can be reduced by connecting an external capacitor between COMP1 and AVDD. The output of the control amplifier, COMP1, is internally compensated via a 50 pF capacitor that limits the control amplifier small-signal bandwidth and reduces its output impedance. Any additional external capacitance further limits the bandwidth and acts as a filter to reduce the noise contribution from the reference amplifier. Figure 42 shows the relationship between the external capacitor and the small signal -3 dB bandwidth of the




Figure 42. External COMP1 Capacitor vs. -3 dB Bandwidth

reference amplifier. Since the -3 dB bandwidth corresponds to the dominant pole, and hence the time constant, the settling time of the control amplifier to a stepped reference input response can be approximated.

The optimum distortion performance for any reconstructed waveform is obtained with a 0.1  $\mu$ F external capacitor installed. Thus, if  $I_{REF}$  is fixed for an application, a 0.1  $\mu$ F ceramic chip capacitor is recommended. Also, since the control amplifier is optimized for low power operation, multiplying applications requiring large signal swings should consider using an external control amplifier to enhance the application's overall large signal multiplying bandwidth and/or distortion performance.

There are two methods in which  $I_{REF}$  can be varied for a fixed  $R_{SET}$ . The first method is suitable for a single-supply system in which the internal reference is disabled, and the common-mode voltage of REFIO is varied over its compliance range of 1.25 V to 0.10 V. REFIO can be driven by a single-supply amplifier or DAC, thus allowing  $I_{REF}$  to be varied for a fixed  $R_{SET}$ . Since the input impedance of REFIO is approximately 1 M $\Omega$ , a simple, low cost R-2R ladder DAC configured in the voltage mode topology may be used to control the gain. This circuit is shown in Figure 43 using the AD7524 and an external 1.2 V reference, the AD1580.




## ANALOG OUTPUTS

Figure 10 is a circuit diagram of the AD9762 DAC. The AD9762 block is shown with several pins: REFLO, REFIO, FS ADJ, and COMP1. A feedback network is connected to the REFIO pin, consisting of a 1μF capacitor and a resistor RSET. The current IREF flows through RSET. The FS ADJ pin is connected to a current source array. The COMP1 pin is connected to an optional bandlimiting capacitor and a 50pF capacitor. The circuit is powered by AVDD. The current source array is labeled "CURRENT SOURCE ARRAY". The feedback network is labeled "OPTIONAL BANDLIMITING CAPACITOR". The current IREF is defined by the equation:  $I_{REF} = (1.2 - V_{GC}) / R_{SET}$ , with  $V_{GC} < V_{REFIO}$  and  $62.5\mu A \leq I_{REF} \leq 625\mu A$ .

In some applications, the user may elect to use an external control amplifier to enhance the multiplying bandwidth, distortion performance, and/or settling time. External amplifiers capable of driving a 50 pF load such as the AD817 are suitable for this purpose. It is configured in such a way that it is in parallel with the weaker internal reference amplifier as shown in Figure 45. In this case, the external amplifier simply overdrives the weaker reference control amplifier. Also, since the internal control amplifier has a limited current output, it will sustain no damage if overdriven.

Performing a differential-to-single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load (i.e., assuming no source termination). Since the output currents of  $I_{OUTA}$  and  $I_{OUTB}$  are complementary, they become additive when processed differentially. A properly selected transformer will allow the AD9762 to provide the required power and voltage levels to different loads. Refer to Applying the AD9762 section for examples of various output configurations.

The output impedance of  $I_{OUTA}$  and  $I_{OUTB}$  is determined by the equivalent parallel combination of the PMOS switches associated with the current sources and is typically 100 k $\Omega$  in parallel with 5 pF. It is also slightly dependent on the output voltage (i.e.,  $V_{OUTA}$  and  $V_{OUTB}$ ) due to the nature of a PMOS device. As a result, maintaining  $I_{OUTA}$  and/or  $I_{OUTB}$  at a virtual ground via an I-V op amp configuration will result in the optimum dc linearity. Note, the INL/DNL specifications for the AD9762 are measured with  $I_{OUTA}$  maintained at a virtual ground via an op amp.



# AD9762

$I_{OUTA}$  and  $I_{OUTB}$  also have a negative and positive voltage compliance range that must be adhered to in order to achieve optimum performance. The negative output compliance range of  $-1.0\text{ V}$  is set by the breakdown limits of the CMOS process. Operation beyond this maximum limit may result in a breakdown of the output stage and affect the reliability of the AD9762.

The positive output compliance range is slightly dependent on the full-scale output current,  $I_{OUTFS}$ . It degrades slightly from its nominal  $1.25\text{ V}$  for an  $I_{OUTFS} = 20\text{ mA}$  to  $1.00\text{ V}$  for an  $I_{OUTFS} = 2\text{ mA}$ . The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at  $I_{OUTA}$  and  $I_{OUTB}$  does not exceed  $0.5\text{ V}$ . Applications requiring the AD9762's output (i.e.,  $V_{OUTA}$  and/or  $V_{OUTB}$ ) to extend its output compliance range should size  $R_{LOAD}$  accordingly. Operation beyond this compliance range will adversely affect the AD9762's linearity performance and subsequently degrade its distortion performance.

## DIGITAL INPUTS

The AD9762's digital input consists of 12 data input pins and a clock input pin. The 12-bit parallel data inputs follow standard positive binary coding where DB11 is the most significant bit (MSB) and DB0 is the least significant bit (LSB).  $I_{OUTA}$  produces a full-scale output current when all data bits are at Logic 1.  $I_{OUTB}$  produces a complementary output with the full-scale current split between the two outputs as a function of the input code.

The digital interface is implemented using an edge-triggered master slave latch. The DAC output is updated following the rising edge of the clock as shown in Figure 1 and is designed to support a clock rate as high as 125 MSPS. The clock can be operated at any duty cycle that meets the specified latch pulsewidth. The set-up and hold times can also be varied within the clock cycle as long as the specified minimum times are met; although the location of these transition edges may affect digital feedthrough and distortion performance. *Best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.*

The digital inputs are CMOS compatible with logic thresholds,  $V_{THRESHOLD}$  set to approximately half the digital positive supply (DVDD) or

$$V_{THRESHOLD} = DVDD/2 (\pm 20\%)$$

The internal digital circuitry of the AD9762 is capable of operating over a digital supply range of  $2.7\text{ V}$  to  $5.5\text{ V}$ . As a result, the digital inputs can also accommodate TTL levels when DVDD is set to accommodate the maximum high level voltage of the TTL drivers  $V_{OH(MAX)}$ . A DVDD of  $3\text{ V}$  to  $3.3\text{ V}$  will typically ensure proper compatibility with most TTL logic families. Figure 46 shows the equivalent digital input circuit for the data and clock inputs. The sleep mode input is similar with the exception that it contains an active pull-down circuit, thus ensuring that the AD9762 remains enabled if this input is left disconnected.




Figure 46. Equivalent Digital Input

Since the AD9762 is capable of being updated up to 125 MSPS, the quality of the clock and data input signals are important in achieving the optimum performance. The drivers of the digital data interface circuitry should be specified to meet the minimum set-up and hold times of the AD9762 as well as its required min/max input logic level thresholds. Typically, the selection of the slowest logic family that satisfies the above conditions will result in the lowest data feedthrough and noise.

Digital signal paths should be kept short and run lengths matched to avoid propagation delay mismatch. The insertion of a low value resistor network (i.e.,  $20\ \Omega$  to  $100\ \Omega$ ) between the AD9762 digital inputs and driver outputs may be helpful in reducing any overshooting and ringing at the digital inputs that contribute to data feedthrough. For longer run lengths and high data update rates, strip line techniques with proper termination resistors should be considered to maintain "clean" digital inputs. Also, operating the AD9762 with reduced logic swings and a corresponding digital supply (DVDD) will also reduce data feedthrough.

The external clock driver circuitry should provide the AD9762 with a low jitter clock input meeting the min/max logic levels while providing fast edges. Fast clock edges will help minimize any jitter that will manifest itself as phase noise on a reconstructed waveform. Thus, the clock input should be driven by the fastest logic family suitable for the application.

Note, the clock input could also be driven via a sine wave, which is centered around the digital threshold (i.e.,  $DVDD/2$ ), and meets the min/max logic threshold. This will typically result in a slight degradation in the phase noise, which becomes more noticeable at higher sampling rates and output frequencies. Also, at higher sampling rates, the 20% tolerance of the digital logic threshold should be considered since it will affect the effective clock duty cycle and subsequently cut into the required data set-up and hold times.

## SLEEP MODE OPERATION

The AD9762 has a power-down function which turns off the output current and reduces the supply current to less than  $8.5\text{ mA}$  over the specified supply range of  $2.7\text{ V}$  to  $5.5\text{ V}$  and temperature range. This mode can be activated by applying a logic level "1" to the SLEEP pin. This digital input also contains an active pull-down circuit that ensures the AD9762 remains enabled if this input is left disconnected. The SLEEP input with active pull-down requires  $<40\ \mu\text{A}$  of drive current.

The power-up and power-down characteristics of the AD9762 are dependent upon the value of the compensation capacitor connected to COMP1. With a nominal value of  $0.1\ \mu\text{F}$ , the AD9762 takes less than  $5\ \mu\text{s}$  to power down and approximately  $3.25\text{ ms}$  to power back up. Note, the SLEEP MODE should not be used when the external control amplifier is used as shown in Figure 45.

## POWER DISSIPATION

The power dissipation,  $P_D$ , of the AD9762 is dependent on several factors which include: (1) AVDD and DVDD, the power supply voltages; (2)  $I_{OUTFS}$ , the full-scale current output; (3)  $f_{CLOCK}$ , the update rate; (4) and the reconstructed digital input waveform. The power dissipation is directly proportional to the analog supply current,  $I_{AVDD}$ , and the digital supply current,  $I_{DVDD}$ .  $I_{AVDD}$  is directly proportional to  $I_{OUTFS}$  as shown in Figure 47 and is insensitive to  $f_{CLOCK}$ .




Figure 47.  $I_{AVDD}$  vs.  $I_{OUTFS}$

Conversely,  $I_{DVDD}$  is dependent on both the digital input waveform,  $f_{CLOCK}$ , and digital supply  $DVDD$ . Figures 48 and 49 show  $I_{DVDD}$  as a function of full-scale sine wave output ratios ( $f_{OUT}/f_{CLOCK}$ ) for various update rates with  $DVDD = 5\text{ V}$  and  $DVDD = 3\text{ V}$ , respectively. Note, how  $I_{DVDD}$  is reduced by more than a factor of 2 when  $DVDD$  is reduced from 5 V to 3 V.




Figure 48.  $I_{DVDD}$  vs. Ratio @  $DVDD = 5\text{ V}$




Figure 49.  $I_{DVDD}$  vs. Ratio @  $DVDD = 3\text{ V}$

## APPLYING THE AD9762 OUTPUT CONFIGURATIONS

The following sections illustrate some typical output configurations for the AD9762. Unless otherwise noted, it is assumed that  $I_{OUTFS}$  is set to a nominal 20 mA. For applications requiring the optimum dynamic performance, a differential output configuration is suggested. A differential output configuration may consist of either an RF transformer or a differential op amp configuration. The transformer configuration provides the optimum high frequency performance and is recommended for any application allowing for ac coupling. The differential op amp configuration is suitable for applications requiring dc coupling, a bipolar output, signal gain and/or level shifting.

A single-ended output is suitable for applications requiring a unipolar voltage output. A positive unipolar output voltage will result if  $I_{OUTA}$  and/or  $I_{OUTB}$  is connected to an appropriately sized load resistor,  $R_{LOAD}$ , referred to ACOM. This configuration may be more suitable for a single-supply system requiring a dc coupled, ground referred output voltage. Alternatively, an amplifier could be configured as an I-V converter thus converting  $I_{OUTA}$  or  $I_{OUTB}$  into a negative unipolar voltage. This configuration provides the best dc linearity since  $I_{OUTA}$  or  $I_{OUTB}$  is maintained at a virtual ground. Note,  $I_{OUTA}$  provides slightly better performance than  $I_{OUTB}$ .

## DIFFERENTIAL COUPLING USING A TRANSFORMER

An RF transformer can be used to perform a differential-to-single-ended signal conversion as shown in Figure 50. A differentially coupled transformer output provides the optimum distortion performance for output signals whose spectral content lies within the transformer's passband. An RF transformer such as the Mini-Circuits T1-1T provides excellent rejection of common-mode distortion (i.e., even-order harmonics) and noise over a wide frequency range. It also provides electrical isolation and the ability to deliver twice the power to the load. Transformers with different impedance ratios may also be used for impedance matching purposes. Note that the transformer provides ac coupling only.




Figure 50. Differential Output Using a Transformer

The center tap on the primary side of the transformer must be connected to ACOM to provide the necessary dc current path for both  $I_{OUTA}$  and  $I_{OUTB}$ . The complementary voltages appearing at  $I_{OUTA}$  and  $I_{OUTB}$  (i.e.,  $V_{OUTA}$  and  $V_{OUTB}$ ) swing symmetrically around ACOM and should be maintained with the specified output compliance range of the AD9762. A differential resistor,  $R_{DIFF}$ , may be inserted in applications in which the output of the transformer is connected to the load,  $R_{LOAD}$ , via a passive reconstruction filter or cable.  $R_{DIFF}$  is determined by the transformer's impedance ratio and provides the proper source termination which results in a low VSWR. Note that approximately half the signal power will be dissipated across  $R_{DIFF}$ .

# AD9762

## DIFFERENTIAL USING AN OP AMP

An op amp can also be used to perform a differential to single-ended conversion as shown in Figure 51. The AD9762 is configured with two equal load resistors,  $R_{LOAD}$ , of 25  $\Omega$ . The differential voltage developed across  $I_{OUTA}$  and  $I_{OUTB}$  is converted to a single-ended signal via the differential op amp configuration. An optional capacitor can be installed across  $I_{OUTA}$  and  $I_{OUTB}$  forming a real pole in a low-pass filter. The addition of this capacitor also enhances the op amp's distortion performance by preventing the DAC's high slewing output from overloading the op amp's input.




Figure 51. DC Differential Coupling Using an Op Amp

The common-mode rejection of this configuration is typically determined by the resistor matching. In this circuit, the differential op amp circuit using the AD8047 is configured to provide some additional signal gain. The op amp must operate off of a dual supply since its output is approximately  $\pm 1.0$  V. A high speed amplifier capable of preserving the differential performance of the AD9762 while meeting other system level objectives (i.e., cost, power) should be selected. The op amp's differential gain, its gain setting resistor values, and full-scale output swing capabilities should all be considered when optimizing this circuit.

The differential circuit shown in Figure 52 provides the necessary level-shifting required in a single supply system. In this case, AVDD which is the positive analog supply for both the AD9762 and the op amp is also used to level-shift the differential output of the AD9762 to midsupply (i.e., AVDD/2). The AD8041 is a suitable op amp for this application.




Figure 52. Single-Supply DC Differential Coupled Circuit

## SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT

Figure 53 shows the AD9762 configured to provide a unipolar output range of approximately 0 V to +0.5 V for a doubly terminated 50  $\Omega$  cable since the nominal full-scale current,  $I_{OUTFS}$ , of 20 mA flows through the equivalent  $R_{LOAD}$  of 25  $\Omega$ . In this case,  $R_{LOAD}$  represents the equivalent load resistance seen by  $I_{OUTA}$  or  $I_{OUTB}$ . The unused output ( $I_{OUTA}$  or  $I_{OUTB}$ ) can be connected to ACOM directly or via a matching  $R_{LOAD}$ . Different values of  $I_{OUTFS}$  and  $R_{LOAD}$  can be selected as long as the positive compliance range is adhered to. One additional consideration in

this mode is the integral nonlinearity (INL) as discussed in the Analog Output section of this data sheet. For optimum INL performance, the single-ended, buffered voltage output configuration is suggested.




Figure 53. 0 V to +0.5 V Unbuffered Voltage Output

## SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT CONFIGURATION

Figure 54 shows a buffered single-ended output configuration in which the op amp U1 performs an I-V conversion on the AD9762 output current. U1 maintains  $I_{OUTA}$  (or  $I_{OUTB}$ ) at a virtual ground, thus minimizing the nonlinear output impedance effect on the DAC's INL performance as discussed in the Analog Output section. Although this single-ended configuration typically provides the best dc linearity performance, its ac distortion performance at higher DAC update rates may be limited by U1's slewing capabilities. U1 provides a negative unipolar output voltage and its full-scale output voltage is simply the product of  $R_{FB}$  and  $I_{OUTFS}$ . The full-scale output should be set within U1's voltage output swing capabilities by scaling  $I_{OUTFS}$  and/or  $R_{FB}$ . An improvement in ac distortion performance may result with a reduced  $I_{OUTFS}$  since the signal current U1 will be required to sink will be subsequently reduced.




Figure 54. Unipolar Buffered Voltage Output

## POWER AND GROUNDING CONSIDERATIONS

In systems seeking to simultaneously achieve high speed and high performance, the implementation and construction of the printed circuit board design is often as important as the circuit design. Proper RF techniques must be used in device selection; placement and routing; and supply bypassing and grounding. Figures 60–65 illustrate the recommended printed circuit board ground, power and signal plane layouts which are implemented on the AD9762 evaluation board.

Proper grounding and decoupling should be a primary objective in any high speed, high resolution system. The AD9762 features separate analog and digital supply and ground pins to optimize the management of analog and digital ground currents in a system. In general, AVDD, the analog supply, should be decoupled to ACOM, the analog common, as close to the chip as physically possible. Similarly, DVDD, the digital supply, should be decoupled to DCOM as close as physically possible.

For those applications that require a single +5 V or +3 V supply for both the analog and digital supply, a clean analog supply may be generated using the circuit shown in Figure 55. The circuit consists of a differential LC filter with separate power supply and return lines. Lower noise can be attained using low ESR type electrolytic and tantalum capacitors.




Figure 55. Differential LC Filter for Single +5 V or +3 V Applications

Maintaining low noise on power supplies and ground is critical to obtaining optimum results from the AD9762. If properly implemented, ground planes can perform a host of functions on high speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from each other, with the analog ground plane confined to the areas covering the analog signal traces, and the digital ground plane confined to areas covering the digital interconnects.

All analog ground pins of the DAC, reference and other analog components should be tied directly to the analog ground plane. The two ground planes should be connected by a path 1/8 to 1/4 inch wide underneath or within 1/2 inch of the DAC to maintain optimum performance. Care should be taken to ensure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC as well as any clock signals. On the analog side, this includes the DAC output signal, reference signal and the supply feeders.

The use of wide runs or planes in the routing of power lines is also recommended. This serves the dual role of providing a low series impedance power supply to the part, as well as providing some “free” capacitive decoupling to the appropriate ground plane. It is essential that care be taken in the layout of signal and power ground interconnects to avoid inducing extraneous voltage drops in the signal ground paths. It is recommended that all connections be short, direct and as physically close to the package as possible in order to minimize the sharing of conduction paths between different currents. When runs exceed an inch in length, strip line techniques with proper termination resistor should be considered. The necessity and value of this resistor will be dependent upon the logic family used.

For a more detailed discussion of the implementation and construction of high speed, mixed signal printed circuit boards, refer to Analog Devices’ application notes AN-280 and AN-333.

## APPLICATIONS

### Using the AD9762 for QAM Modulation

QAM is one of the most widely used digital modulation schemes in digital communication systems. This modulation technique can be found in both FDM as well as spread spectrum (i.e., CDMA) based systems. A QAM signal is a carrier frequency which is both modulated in amplitude (i.e., AM modulation) and in phase (i.e., PM modulation). It can be generated by independently modulating two carriers of identical frequency but with a 90° phase difference. This results in an in-phase (I) carrier component and a quadrature (Q) carrier component at a 90° phase shift with respect to the I component. The I and Q components are then summed to provide a QAM signal at the specified carrier frequency.

A common and traditional implementation of a QAM modulator is shown in Figure 56. The modulation is performed in the analog domain in which two DACs are used to generate the baseband I and Q components, respectively. Each component is then typically applied to a Nyquist filter before being applied to a quadrature mixer. The matching Nyquist filters shape and limit each component’s spectral envelope while minimizing intersymbol interference. The DAC is typically updated at the QAM symbol rate or possibly a multiple of it if an interpolating filter precedes the DAC. The use of an interpolating filter typically eases the implementation and complexity of the analog filter, which can be a significant contributor to mismatches in gain and phase between the two baseband channels. A quadrature mixer modulates the I and Q components with in-phase and quadrature phase carrier frequency and then sums the two outputs to provide the QAM signal.




Figure 56. Typical Analog QAM Architecture

In this implementation, it is much more difficult to maintain proper gain and phase matching between the I and Q channels. The circuit implementation shown in Figure 57 helps improve upon the matching and temperature stability characteristics between the I and Q channels. Using a single voltage reference derived from U1 to set the gain for both the I and Q channels will improve the gain matching and stability. Further enhancements in gain matching and stability are achieved by using separate matching resistor networks for both  $R_{SET}$  and  $R_{LOAD}$ . Additional trim capability via  $R_{CAL1}$  and  $R_{CAL2}$  can be added to compensate for any initial mismatch in gain between the two channels. This may be attributed to any mismatch between U1 and U2’s gain setting resistor, ( $R_{SET}$ ); effective load resistance, ( $R_{LOAD}$ ); and/or voltage offset of each DAC’s control amplifier. The differential voltage outputs of U1 and U2 are fed into their respective differential inputs of a quadrature mixer via matching 50  $\Omega$  filter networks.

# AD9762




Figure 57. Baseband QAM Implementation Using Two AD9762s

It is also possible to generate a QAM signal completely in the digital domain via a DSP or ASIC, in which case only a single DAC of sufficient resolution and performance is required to reconstruct the QAM signal. Also available from several vendors are Digital ASICs which implement other digital modulation schemes such as PSK and FSK. This digital implementation has the benefit of generating perfectly matched I and Q components in terms of gain and phase, which is essential in maintaining optimum performance in a communication system. In this implementation, the reconstruction DAC must be operating at a sufficiently high clock rate to accommodate the highest specified QAM carrier frequency. Figure 58 shows a block diagram of such an implementation using the AD9762.




Figure 58. Digital QAM Architecture

## AD9762 EVALUATION BOARD

### General Description

The AD9762-EB is an evaluation board for the AD9762 12-bit D/A converter. Careful attention to layout and circuit design combined with a prototyping area allow the user to easily and effectively evaluate the AD9762 in any application where high resolution, high speed conversion is required.

This board allows the user the flexibility to operate the AD9762 in various configurations. Possible output configurations include transformer coupled, resistor terminated, inverting/noninverting and differential amplifier outputs. The digital inputs are designed to be driven directly from various word generators, with the on-board option to add a resistor network for proper load termination. Provisions are also made to operate the AD9762 with either the internal or external reference, or to exercise the power-down feature.

Refer to the application note AN-420 "Using the AD9760/AD9762/AD9764-EB Evaluation Board" for a thorough description and operating instructions for the AD9762 evaluation board.




Figure 59. AD9762 Evaluation Board Schematic




Figure 60. Silkscreen Layer—Top




Figure 61. Component Side PCB Layout (Layer 1)




Figure 62. Ground Plane PCB Layout (Layer 2)




Figure 63. Power Plane PCB Layout (Layer 3)




Figure 64. Solder Side PCB Layout (Layer 4)





Figure 65. Silkscreen Layer—Bottom


# OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 28-Lead, 300 Mil SOIC (R-28)



## 28-Lead, TSSOP (RU-28)



## Данный компонент на территории Российской Федерации

**Вы можете приобрести в компании MosChip.**

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: [info@moschip.ru](mailto:info@moschip.ru)

Skype отдела продаж:

moschip.ru

moschip.ru\_4

moschip.ru\_6

moschip.ru\_9