

High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

Features

- **Synchronous Programmable $\div N$ Counter $N = 3$ to 9999 or 15999**
- **Presettable Down-Counter**
- **Fully Static Operation**
- **Mode-Select Control of Initial Decade Counting Function ($\div 10, 8, 5, 4, 2$)**
- **Master Preset Initialization**
- **Latchable $\div N$ Output**
- **Fanout (Over Temperature Range)**
 - **Standard Outputs 10 LSTTL Loads**
 - **Bus Driver Outputs 15 LSTTL Loads**
- **Wide Operating Temperature Range . . . -55°C to 125°C**
- **Balanced Propagation Delay and Transition Times**
- **Significant Power Reduction Compared to LSTTL Logic ICs**
- **HC Types**
 - **2V to 6V Operation**
 - **High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5V$**

Applications

- **Communications Digital Frequency Synthesizers; VHF, UHF, FM, AM, etc.**
- **Fixed or Programmable Frequency Division**
- **"Time Out" Timer for Consumer-Application Industrial Controls**

Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|---------------|------------------|--------------|
| CD54HC4059F3A | -55 to 125 | 24 Ld CERDIP |
| CD74HC4059E | -55 to 125 | 24 Ld PDIP |
| CD74HC4059M96 | -55 to 125 | 24 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

Description

The 'HC4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059A devices of the CD4000B series. These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divide by N. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs K_a , K_b and K_c determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and the last counting section, which consists of flip-flops that are not needed for opening the first counting section. For example, in the $\div 2$ mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If $\div 10$ is desired for the first section, K_a is set "high", K_b "high" and K_c "low". Jam inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade ($\div 10$) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25 or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the $\div N$ mode. For example, in the $\div 8$ mode, the number from which counting down begins can be preset to:

| | |
|-----------------------|------|
| 3rd Decade | 1500 |
| 2nd Decade | 150 |
| 1st Decade | 15 |
| Last Counting Section | 1000 |

The total of these numbers (2665) times 8 equals 12,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the $\div 8$ mode.

The highest count of the various modes is shown in the Extended Counter Range column. Control inputs K_b and K_c can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as K_b and K_c both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.


CD54HC4059, CD74HC4059

The counter should always be put in the master preset mode before the ÷5 mode is selected. Whenever the master preset mode is used, control signals K_b = "low" and K_c = "low" must be applied for at least 3 full clock pulses.


After Preset Mode inputs have been changed to one of the ÷ modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Figure 1 illustrates a total count of 3 (÷8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.

A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only one cycle of the clock-input signal.

Pinout



Functional Diagram



TRUTH TABLE

| MODE SELECT INPUT | | | FIRST COUNTING SECTION | | | LAST COUNTING SECTION | | | COUNTER RANGE | |
|-------------------|-------|-------|------------------------|----------------------------|---------------------------|-----------------------|----------------------------|---------------------------|---------------|----------|
| | | | | | | | | | DESIGN | EXTENDED |
| K_a | K_b | K_c | MODE DIVIDES-BY | CAN BE PRESET TO A MAX OF: | (NOTE 1) JAM INPUTS USED: | MODE DIVIDES-BY | CAN BE PRESET TO A MAX OF: | (NOTE 1) JAM INPUTS USED: | MAX | MAX |
| H | H | H | 2 | 1 | J1 | 8 | 7 | J2, J3, J4 | 15,999 | 17,331 |
| L | H | H | 4 | 3 | J1, J2 | 4 | 3 | J3, J4 | 15,999 | 18,663 |
| H | L | H | 5 (Note 2) | 4 | J1, J2, J3 | 2 | 1 | J4 | 9,999 | 13,329 |
| L | L | H | 8 | 7 | J1, J2, J3 | 2 | 1 | J4 | 15,999 | 21,327 |
| H | H | L | 10 | 9 | J1, J2, J3, J4 | 1 | 0 | - | 9,999 | 16,659 |
| X | L | L | Master Preset | | | Master Preset | | | - | - |

X = Don't care

NOTES:

- J1 = Least Significant Bit. J4 = Most Significant Bit.
- Operation in the 5mode (1st counting section) requires going through the Master Preset mode prior to going into the 5mode. At power turn-on, K_c must be "low" for a period of 3 input clock pulses after VCC reaches a minimum of 3V.

CD54HC4059, CD74HC4059

How to Preset the HC/HCT4059 to Desired ÷N

The value N is determined as follows:

(EQ. 1)

$$N = (\text{MODE}^\dagger) (1000 \times \text{Decade 5 Preset} + 100 \times \text{Decade 4 Preset} + 10 \times \text{Decade 3 Preset} + 1 \times \text{Decade 2 Preset}) + \text{Decade 1 Preset}$$

† MODE = First counting section divider (10, 8, 5, 4 or 2)

$$\text{Preset Value} = \frac{N}{\text{Mode}}$$

(EQ. 2)

Example:

$$N = 8479, \text{ Mode} = 5$$

Mode Select = 5

$\begin{matrix} K_a & K_b & K_c \\ H & L & H \end{matrix}$

To calculate preset values for any N count, divide the N count by the Mode. The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

$$\begin{array}{r} 1695 + 4 \text{ (Preset Values)} \\ 5 \overline{) 8479} \\ \underline{5} \\ 34 \\ \underline{30} \\ 47 \\ \underline{45} \\ 29 \\ \underline{25} \\ 49 \\ \underline{45} \\ 49 \end{array}$$

Mode ← 5 ← N

Program Jam Inputs (BCD)

| 4 | | | | 1 | 5 | | | | 9 | | | | 6 | | | |
|----|----|----|----|---|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|
| J1 | J2 | J3 | J4 | | J5 | J6 | J7 | J8 | J9 | J10 | J11 | J12 | J13 | J14 | J15 | J16 |
| L | L | H | H | | H | L | H | L | H | L | L | H | L | H | H | L |

NOTE: To verify the results, use Equation 1:

$$N = 5 (1000 \times 1 + 100 \times 6 + 10 \times 9 + 1 \times 5) + 4$$

$$N = 8479$$




FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

CD54HC4059, CD74HC4059

Absolute Maximum Ratings

DC Supply Voltage, V_{CC} -0.5V to 7V
 DC Input Diode Current, I_{IK}
 For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ $\pm 20mA$
 DC Output Diode Current, I_{OK}
 For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ $\pm 20mA$
 DC Output Source or Sink Current per Output Pin, I_O
 For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ $\pm 25mA$
 DC V_{CC} or Ground Current, I_{CC} $\pm 50mA$

Thermal Information

Thermal Resistance (Typical) θ_{JA} ($^{\circ}C/W$)
 E (PDIP) Package (Note 3) 67
 M (SOIC) Package (Note 4) 46
 Maximum Junction Temperature (Hermetic Package or Die) ... 175 $^{\circ}C$
 Maximum Junction Temperature (Plastic Package) 150 $^{\circ}C$
 Maximum Storage Temperature Range -65 $^{\circ}C$ to 150 $^{\circ}C$
 Maximum Lead Temperature (Soldering 10s) 300 $^{\circ}C$

Operating Conditions

Temperature Range, T_A -55 $^{\circ}C$ to 125 $^{\circ}C$
 Supply Voltage Range, V_{CC} 2V to 6V
 DC Input or Output Voltage, V_I , V_O 0V to V_{CC}
 Input Rise and Fall Time
 2V 1000ns (Max)
 4.5V 500ns (Max)
 6V 400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- The package thermal impedance is calculated in accordance with JESD 51-3.
- The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|---|-----------------|---------------------------------------|---------------------|---------------------|------|------|------|---------------|------|----------------|------|-------|
| | | V _I (V) | I _O (mA) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| High Level Input Voltage | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
| | | | | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
| | | | | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
| | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | V _{OH} | V _{IH} or V _{IL} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
| | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| - | | | - | - | - | - | - | - | - | - | V | |
| -4 | | | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V | |
| -5.2 | | | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V | |
| High Level Output Voltage TTL Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| - | | | - | - | - | - | - | - | - | - | V | |
| 4 | | | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | |
| 5.2 | | | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| 0.02 | | | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| 0.02 | | | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| Low Level Output Voltage TTL Loads | V _{OL} | V _{IH} or V _{IL} | - | - | - | - | - | - | - | - | - | V |
| | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I _I | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μA |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | μA |

CD54HC4059, CD74HC4059

Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | | -55°C TO 125°C | | | UNITS |
|---|------------------|---------------------|------|-----|-----|---------------|-----|-----|----------------|-----|-----|-------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | |
| Pulse Width CP | t _W | 2 | 90 | - | - | 115 | - | - | 135 | - | - | ns |
| | | 4.5 | 18 | - | - | 23 | - | - | 27 | - | - | ns |
| | | 6 | 15 | - | - | 20 | - | - | 23 | - | - | ns |
| Setup Time K _b , K _c to CP | t _{SU} | 2 | 75 | - | - | 95 | - | - | 110 | - | - | ns |
| | | 4.5 | 15 | - | - | 19 | - | - | 22 | - | - | ns |
| | | 6 | 13 | - | - | 16 | - | - | 19 | - | - | ns |
| CP Frequency | f _{MAX} | 2 | 5 | - | - | 4 | - | - | 4 | - | - | MHz |
| | | 4.5 | 27 | - | - | 22 | - | - | 18 | - | - | MHz |
| | | 6 | 32 | - | - | 26 | - | - | 21 | - | - | MHz |


Switching Specifications Input t_r, t_f = 6ns

| PARAMETER | SYMBOL | TEST CONDITIONS | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|--|-------------------------------------|-----------------------|---------------------|------|-----|-----|---------------|-----|----------------|-----|-------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| Propagation Delay, CP to Q | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 200 | - | 250 | - | 300 | ns |
| | | | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
| | | | 6 | - | - | 34 | - | 43 | - | 51 | ns |
| | | C _L = 15pF | 5 | - | 17 | - | - | - | - | - | ns |
| Propagation Delay, LE to Q | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 175 | - | 220 | - | 265 | ns |
| | | | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
| | | | 6 | - | - | 30 | - | 37 | - | 45 | ns |
| | | C _L = 15pF | 5 | - | 14 | - | - | - | - | - | ns |
| Output Transition Time | t _{THL} , t _{TLH} | C _L = 50pF | 2 | - | - | 75 | - | 95 | - | 110 | ns |
| | | | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| | | | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| CP Frequency | f _{MAX} | C _L = 15pF | 5 | - | 54 | - | - | - | - | - | MHz |
| Input Capacitance | C _I | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 5, 6) | C _{PD} | - | 5 | - | 36 | - | - | - | - | - | pF |

NOTES:

- C_{PD} is used to determine the dynamic power consumption, per package.
- $P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 4. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| CD74HC4059E | ACTIVE | PDIP | N | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD74HC4059EE4 | ACTIVE | PDIP | N | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD74HC4059M96 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4059M96E4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HC4059M96G4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CD74HC4059M96 | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HC4059M96 | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-010

PLASTIC DUAL-IN-LINE PACKAGE

Technical drawing of a 24-pin connector. The drawing includes a top view, a side view, and a detail view of the pin.

Top View Dimensions:

- Overall length: A
- Pin pitch: $0.060 (1,52) \text{ TYP}$
- Pin 1 and Pin 12 locations are indicated.

Side View Dimensions:

- Pin height: $0.200 (5,08) \text{ MAX}$
- Pin diameter: $0.010 (0,25) (M)$
- Pin thickness: $0.010 (0,25) \text{ NOM}$
- Pin spacing: $0.100 (2,54)$
- Pin height from seating plane: $0.125 (3,18) \text{ MIN}$
- Pin height from base: $0.520 (13,21)$ to $0.560 (14,22)$

Detail View Dimensions:

- Pin diameter: $0.010 (0,25) (M)$
- Pin height: $0.610 (15,49)$ to $0.590 (14,99)$
- Pin angle: $0^\circ - 15^\circ$


| DIM \ PINS ** | 24 | 28 | 32 | 40 | 48 | 52 |
|---------------|------------------|------------------|------------------|------------------|------------------|------------------|
| A MAX | 1.270 (32,26) | 1.450 (36,83) | 1.650 (41,91) | 2.090 (53,09) | 2.450 (62,23) | 2.650 (67,31) |
| A MIN | 1.230 (31,24) | 1.410 (35,81) | 1.610 (40,89) | 2.040 (51,82) | 2.390 (60,71) | 2.590 (65,79) |

4040053/B 04/95

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-011
D. Falls within JEDEC MS-015 (32 pin only)

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AD.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

| | |
|------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community e2e.ti.com

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9