

Revision History AS4C128M8D1-6TIN 66pin TSOP II PACKAGE

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Features

- **-** High speed data transfer rates with system frequency up to 166MHz
- **-** Data Mask for Write Control
- **-** Four Banks controlled by BA0 & BA1
- **-** Programmable CAS Latency: 2, 2.5, 3
- **-** Programmable Wrap Sequence: Sequential or Interleave
- **-** Programmable Burst Length:
	- 2, 4, 8 for Sequential Type
	- 2, 4, 8 for Interleave Type
- **-** Automatic and Controlled Precharge Command
- **-** Power Down Mode
- **-** Auto Refresh and Self Refresh
- **-** Refresh Interval: 8192 cycles/64 ms
- **-** Available in 66 Pin TSOP II
- **-** SSTL-2 Compatible I/Os
- **-** Double Data Rate (DDR)
- **-** Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- **-** On-Chip DLL aligns DQ and DQs transitions with CK transitions
- **-** Differential clock inputs CK and CK
- **-** VDD = 2.5V ± 0.2V, VDDQ = 2.5V ± 0.2V
- **-** tRAS lockout supported
- **-** Concurrent auto precharge option is supported

Description

The AS4C128M8D1-6TIN is a four bank DDR DRAM organized as 4 banks x 32Mbit x 8. The AS4C128M8D1-6TIN achieves high speed data transfer rates by employing a chip architecture that pre-fetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.

Table 1. Ordering Information

66 Pin Plastic TSOP-II PIN CONFIGURATION

Pin Names

Block Diagram

Signal Pin Description

Functional Description

- Power-Up Sequence

- The following sequence is required for POWER UP.
	- 1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
		- Apply V_{DD} before or at the same time as V_{DDQ} .
		- Apply V_{DDQ} before or at the same time as V_{TT} & Vref.
	- 2. Start clock and maintain stable condition for a minimum of 200µs.
	- 3. The minimum of 200µs after stable power and clock (CLK, CLK), apply NOP & take CKE high.
	- 4. Precharge all banks.
	- 5. Issue EMRS to enable DLL.(To issue "DLL Enable" command, provide "Low" to A_0 , "High" to B A_0 and "Low" to all of the rest address pins, $A_1 \sim A_{13}$ and BA_1)
	- 6. Issue a mode register set command for "DLL reset". The additional 200 cycles of clock input is required to lock the DLL. (To issue DLL reset command, provide "High" to A_8 and "Low" to BA₀)
	- 7. Issue precharge commands for all banks of the device.
	- 8. Issue 2 or more auto-refresh commands.
	- 9. Issue a mode register set command to initialize device operation.

Extended Mode Register Set (EMRS)

The extended mode register stores the data for enabling or disabling DLL. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA₀ (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins $A_0 \sim A_{12}$ and BA₁ in the same cycle as CS, RAS, CAS and WE low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A_0 is used for DLL enable or disable. "High" on $BA₀$ is used for EMRS. All the other address pins except $A₀$ and $BA₀$ must be set to low for proper EMRS operation. A_1 is used at EMRS to indicate I/O strength $A_1 = 0$ full strength, A_1 = 1 half strength. Refer to the table for specific codes. **Confidential - 6 of 57 - Confidential Confidential - 6 of 67 - Confidential - 6 of 57 - Confidential - 6 of 57 - Confidential - 6 of 58 - Confidential - Confidential - Confidential - Confidential - Confidential - Confide**

Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and $BA₀$ (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register). The state of address pins $A_0 \sim A_{12}$ in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and BA0 low is written in the mode register. Two clock cycles are required to meet t_{MRD} spec. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses $A_0 \sim A_2$, addressing mode uses A₃, CAS latency (read latency from column address) uses A₄ ~ A₆. A₇ is a ProMOS specific test mode during production test. A₈ is used for DLL reset. A₇ must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.

- 1. MRS can be issued only at all banks precharge state.
- Address Bus **CAS Latency A**⁶ **A**⁵ **A**⁴ **Latency** 0 0 0 Reserve 0 0 1 Reserve 0 1 0 2 0 | 1 | 1 | 3 1 0 0 Reserve 1 0 1 Reserve 1 | 1 | 0 | 2.5 1 | 1 | 1 | Reserve **Burst Length A**² **A**¹ **A**⁰ **Latency Sequential Interleave** 0 0 0 Reserve Reserve 0 0 1 2 2 0 | 1 | 0 | 0 4 | 0 4 0 | 1 | 1 | 8 | 8 1 0 0 Reserve Reserve 1 | 0 | 1 | Reserve | Reserve 1 | 1 | 0 | Reserve | Reserve 1 | 1 | 1 | Reserve | Reserve **A7 mode** 0 Normal 1 Test **A3 Burst Type** 0 Sequential 1 Interleave * RFU(Reserved for future use) should stay "0" during MRS cycle. **A8 DLL Reset** 0 | No 1 Yes **Mode Register Set** 0 | MRS | NICOLO REL : Must be set "0" | 0 | I/O | DLL | Extended Mode Register Mode Register DLL **A0 DLL Enable** 0 Enable 1 Disable **A1 I/O Strength** 0 Full 1 Half **BA**₀ **A**_n \sim **A**₀ 0 (Existing)MRS Cycle 1 Extended Funtions(EMRS) Command 0 1 2 3 4 5 6 7 8 CK, CK t ck i t _{RP}^{*2} i t MRD_I **Precharge** All B Mode Register Set t_{RP}^{*2} *1 Any Command BA_1 BA₀ AB_2 to A₃ AA_2 A₂ AA_1 A₀ 0 | MRS | RFU | DLL | TM | CAS Latency | BT | Burst Length MRS **MRS** A12 to 0 **Confidential - 7 of 57 - Associates** and confidential of 57 - **7** of 57 - Rev. 2016 AS4C128M8D1-6**TIN**

The mass register set that confident application consider a confident application of Confident and confident applies
	- 2. Minimum tRP is required to issue MRS command.

Mode Register set (MRS) or Extended Mode Register Set (EMRS) can be issued only when all banks are in the idle state.

If a MRS command is issued to reset the DLL, then an additional 200 clocks must occur prior to issuing any new command to allow time for the DLL to lock onto the clock.

Burst Mode Operation

Burst Mode Operation is used to provide a constant flow of data to memory locations (Write cycle), or from memory locations (Read cycle). Two parameters define how the burst mode will operate: burst sequence and burst length. These parameters are programmable and are determined by address bits A_0 — A_3 during the Mode Register Set command. Burst type defines the sequence in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequence are supported: sequential and interleave. The burst length controls the number of bits that will be output after a Read command, or the number of bits to be input after a Write command. The burst length can be programmed to values of 2, 4, or 8. See the Burst Length and Sequence table below for programming information.

Burst Length and Sequence

Bank Activate Command

The Bank Activate command is issued by holding CAS and WE high with CS and RAS low at the rising edge of the clock. The DDR SDRAM has four independent banks, so two Bank Select addresses ($BA₀$ and BA₁) are supported. The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from the Bank Activate command to the first Read or Write command must meet or exceed the minimum \overline{RAS} to \overline{CAS} delay time (t_{RCD} min). Once a bank has been activated, it must be precharged before another Bank Activate command can be applied to the same bank. The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time $(t_{RRD}$ min).

Read Operation

With the DLL enabled, all devices operating at the same frequency within a system are ensured to have the same timing relationship between DQ and DQS relative to the CK input regardless of device density, process variation, or technology generation.

The data strobe signal (DQS) is driven off chip simultaneously with the output data (DQ) during each read cycle. The same internal clock phase is used to drive both the output data and data strobe signal off chip to minimize skew between data strobe and output data. This internal clock phase is nominally aligned to the input differential clock (CK, CK) by the on-chip DLL. Therefore, when the DLL is enabled and the clock frequency is within the specified range for proper DLL operation, the data strobe (DQS), output data (DQ), and the system clock (CK) are all nominally aligned.

Since the data strobe and output data are tightly coupled in the system, the data strobe signal may be delayed and used to latch the output data into the receiving device. The tolerance for skew between DQS and DQ (t_{DOSO}) is tighter than that possible for CK to DQ (t_{AC}) or DQS to CK (t_{DOSCK}).

Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK) During Read Cycles

The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a memory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to the output data. The minimum data output valid time (t_{DV}) and minimum data strobe valid time (t_{DOSV}) are derived from the minimum clock high/low time minus a margin for variation in data access and hold time due to DLL jitter and power supply noise.

Read Preamble and Postamble Operation

Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe "read preamble" (t_{BPRF}). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of valid data.

Once the burst of read data is concluded and given that no subsequent burst read operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "read postamble" (t_{RPST}). This transition happens nominally one-half clock period after the last edge of valid data.

Consecutive or "gapless" burst read operations are possible from the same DDR SDRAM device with no requirement for a data strobe "read" preamble or postamble in between the groups of burst data. The data strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.

Data Strobe Preamble and Postamble Timings for DDR Read Cycles

Consecutive Burst Read Operation and Effects on the Data Strobe Preamble and Postamble

Precharge Operation

The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank (s) will be available for a subsequent row access a specified time (t_{RP}) after the precharge command is issued. Except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A_{10} determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs $BA₀$, BA₁ select the bank. Otherwise BA₀, BA₁ are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A Precharge command will be treated as NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

Auto Precharge Operation

The Auto Precharge operation can be issued by having column address A_{10} high when a Read or Write command is issued. If A_{10} is low when a Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. When the Auto Precharge command is activated, the active bank automatically begins to precharge at the earliest possible moment during the Read or Write cycle once $t_{RAS}(min)$ is satisfied. This device supports concurrent auto precharge if the command to the other bank does not interrupt the data transfer to the current bank.

Read with Auto Precharge

If a Read with Auto Precharge command is initiated, the DDR SDRAM will enter the precharge operation N-clock cycles measured from the last data of the burst read cycle where N is equal to the CAS latency programmed into the device. Once the autoprecharge operation has begun, the bank cannot be reactivated until the minimum precharge time (t_{RP}) has been satisfied.

Read with Autoprecharge Timing

Read with Autoprecharge Timing as a Function of CAS Latency

Precharge Timing During Read Operation

For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be issued on the rising clock edge which is CAS latency (CL) clock cycles before the end of the Read burst. A new Bank Activate (BA) command may be issued to the same bank after the RAS precharge time (t_{RP}) . A Precharge command can not be issued until $t_{RAS}(min)$ is satisfied.

Read with Precharge Timing as a Function of CAS Latency

Burst Stop Command

The Burst Stop command is valid only during burst read cycles and is initiated by having RAS and CAS high with \overline{CS} and \overline{WE} low at the rising edge of the clock. When the Burst Stop command is issued during a burst Read cycle, both the output data (DQ) and data strobe (DQS) go to a high impedance state after a delay (L_{BST}) equal to the $\overline{\text{CAS}}$ latency programmed into the device. If the Burst Stop command is issued during a burst Write cycle, the command will be treated as a NOP command.

Read Terminated by Burst Stop Command Timing

Read Interrupted by a Precharge

A Burst Read operation can be interrupted by a precharge of the same bank. The Precharge command to Output Disable latency is equivalent to the CAS latency.

Read Interrupted by a Precharge Timing

Burst Write Operation

The Burst Write command is issued by having CS, CAS, and WE low while holding RAS high at the rising edge of the clock. The address inputs determine the starting column address. The memory controller is required to provide an input data strobe (DQS) to the DDR SDRAM to strobe or latch the input data (DQ) and data mask (DM) into the device. During Write cycles, the data strobe applied to the DDR SDRAM is required to be nominally centered within the data (DQ) and data mask (DM) valid windows. The data strobe must be driven high nominally one clock after the write command has been registered. Timing parameters $t_{\text{DOSS}}(min)$ and t_{DOS} (max) define the allowable window when the data strobe must be driven high.

Input data for the first Burst Write cycle must be applied one clock cycle after the Write command is registered into the device (WL=1). The input data valid window is nominally centered around the midpoint of the data strobe signal. The data window is defined by DQ to DQS setup time (t_{ODOSs}) and DQ to DQS hold time (t_{ODOSH}). All data inputs must be supplied on each rising and falling edge of the data strobe until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.

Write Preamble and Postamble Operation

Prior to a burst of write data and given that the controller is not currently in burst write mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe "write preamble". This transition from Hi-Z to logic low nominally happens on the falling edge of the clock after the write command has been registered by the device. The preamble is explicitly defined by a setup time $(t_{WPERES}(min))$ and hold time (t_{WPRFH} (min)) referenced to the first falling edge of CK after the write command.

Burst Write Timing

Once the burst of write data is concluded and given that no subsequent burst write operations are initiated, Once the burst of write data is concluded and given that no subsequent burst write operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "write postamble". This transition happens nominally one-half clock period after the last data of the burst cycle is latched into the device.

Write Interrupted by a Precharge

A Burst Write can be interrupted before completion of the burst by a Precharge command, with the only restriction being that the interval that separates the commands be at least one clock cycle.

Write Interrupted by a Precharge Timing

Write with Auto Precharge

If A10 is high when a Write command is issued, the Write with auto Precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping t_{WR} (min.).

Write with Auto Precharge Timing

Precharge Timing During Write Operation

Precharge timing for Write operations in DRAMs requires enough time to satisfy the write recovery requirement. This is the time required by a DRAM sense amp to fully store the voltage level. For DDR SDRAMs, a timing parameter (t_{WR}) is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The "write recovery" operation begins on the rising clock edge after the last DQS edge that is used to strobe in the last valid write data. "Write recovery" is complete on the next 2nd rising clock edge that is used to strobe in the Precharge command.

$(\overline{CAS}$ Latency = Any; Burst Length = 4) T0 T1 T2 T3 T4 T5 T6 T7 T8 BA Y NOP T9 T10

Write with Precharge Timing

 $D_0 \times D_1 \times D_2 \times D_3$ NOP χ χ Write χ χ NOP χ χ NOP χ χ NOP χ χ χ χ χ χ NOP CK, CK Command DQS DQ $\mathsf{tr}_{\mathsf{RAS}}(\mathsf{min}) \longrightarrow \qquad \qquad | \qquad \qquad |$ tWR $D_0 \nparallel D_1 \nparallel D_2 \nparallel D_3$ DQS DQ tWR **BA Confidential**
 $\frac{1}{2}$
 $\frac{1}{2$

Data Mask Function

The DDR SDRAM has a Data Mask function that is used in conjunction with the Write cycle, but not the Read cycle. When the Data Mask is activated (DM high) during a Write operation, the Write is blocked (Mask to Data Latency = 0).

When issued, the Data Mask must be referenced to both the rising and falling edges of Data Strobe.

Data Mask Timing

Burst Interruption

Read Interrupted by a Read

A Burst Read can be interrupted before completion of the burst by issuing a new Read command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears on the bus. Read commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Read with autoprecharge command with a Read command.

Read Interrupted by a Read Command Timing

Read Interrupted by a Write

To interrupt a Burst Read with a Write command, a Burst Stop command must be asserted to stop the burst read operation and 3-state the DQ bus. Additionally, control of the DQS bus must be turned around to allow the memory controller to drive the data strobe signal (DQS) into the DDR SDRAM for the write cycles. Once the Burst Stop command has been issued, a Write command can not be issued until a minimum delay or latency (L_{BST}) has been satisfied. This latency is measured from the Burst Stop command and is equivalent to the CAS latency programmed into the mode register. In instances where CAS latency is measured in half clock cycles, the minimum delay (L_{BST}) is rounded up to the next full clock cycle (i.e., if CL=2 then $L_{BST}=2$, if CL=2.5 then L_{BST} =3). It is illegal to interrupt a Read with autoprecharge command with a Write command.

Read Interrupted by Burst Stop Command Followed by a Write Command Timing

Write Interrupted by a Write

A Burst Write can be interrupted before completion by a new Write command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Write command continues to be input into the device until the Write Latency of the interrupting Write command is satisfied (WL=1) At this point, the data from the interrupting Write command is input into the device. Write commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Write with autoprecharge command with a Write command.

Write Interrupted by a Write Command Timing

Write Interrupted by a Read

A Burst Write can be interrupted by a Read command to any bank. If a burst write operation is interrupted prior to the end of the burst operation, then the last two pieces of input data prior to the Read command must be masked off with the data mask (DM) input pin to prevent invalid data from being written into the memory array. Any data that is present on the DQ pins coincident with or following the Read command will be masked off by the Read command and will not be written to the array. The memory controller must give up control of both the DQ bus and the DQS bus at least one clock cycle before the read data appears on the outputs in order to avoid contention. In order to avoid data contention within the device, a delay is required (t_{WTP}) from the first positive CK edge after the last desired data in the pair t_{WTR} before a Read command can be issued to the device. It is illegal to interrupt a Write with autoprecharge command with a Read command.

Write Interrupted by a Read Command Timing

Auto Refresh

The Auto Refresh command is issued by having \overline{CS} , \overline{RAS} , and \overline{CAS} held low with CKE and \overline{WE} high at the rising edge of the clock. All banks must be precharged and idle for a $t_{RP}(min)$ before the Auto Refresh command is applied. No control of the address pins is required once this cycle has started because of the internal address counter. When the Auto Refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate command or subsequent Auto Refresh command must be greater than or equal to the $t_{\text{BFC}}(min)$. Commands may not be issued to the device once an Auto Refresh cycle has begun. CS input must remain high during the refresh period or NOP commands must be registered on each rising edge of the CK input until the refresh period is satisfied.

Auto Refresh Timing

Self Refresh

A self refresh command is defined by having \overline{CS} , \overline{RAS} , \overline{CAS} and CKE held low with \overline{WE} high at the rising edge of the clock (CK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self refresh operation, all inputs except CKE are ignored. The clock is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than t_{SRFX} for locking of DLL. The auto refresh is required before self refresh entry and after self refresh exit.

Power Down Mode

The power down mode is entered when CKE is low and exited when CKE is high. Once the power down mode is initiated, all of the receiver circuits except clock, CKE and DLL circuit are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set high at least 1tck+tIS prior to row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period (t_{RFF}) of the device.

TRUTH TABLE 2 – CKE

NOTE:

1. CKEn is the logic state of CKE at clock edge *n*; CKEn-1 was the state of CKE at the previous clock edge.

2. Current state is the state of the DDR SDRAM immediately prior to clock edge *n*.

3. COMMANDn is the command registered at clock edge *n*, and ACTIONn is a result of COMMANDn.

- 4. All states and sequences not shown are illegal or reserved.
- 5. DESELECT or NOP commands should be issued on any clock edges occurring during the ^tXSR period. A minimum of 200 clock cycles is needed before applying a read command, for the DLL to lock.

DDR SDRAM SIMPLIFIED COMMAND TRUTH TABLE

(H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation)

Note :

1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.

2. OP Code(Operand Code) consists of A0~A12 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.

3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP).

4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.

5. If A1 0/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.

TRUTH TABLE 3 – Current State Bank n - Command to Bank n

NOTE:

1. This table applies when $\mathsf{CKE}_{n\text{-}1}$ was HIGH and CKE_{n} is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).

- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

4. The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

> Precharging: Starts with registration of a PRECHARGE command and ends when ^tRP is met. Once ^tRP is met, the bank will be in the idle state.

NOTE: (continued)

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
- 10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
- 11. Requires appropriate DM masking

TRUTH TABLE 4 – Current State Bank n - Command to Bank m

NOTE:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions:

NOTE: (continued)

Read with Auto Precharge Enabled: See following text

Write with Auto Precharge Enabled: See following text

3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or ^tRP) begins.

During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; All other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).

3b. This device supports "concurrent auto precharge". This feature allows a read with auto precharge enabled, or a write with auto precharge enabled, to be followed by any command to the other banks, as long as that command does not interrrupt the read or write data transfer, and all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided.)

3c. The minimum delay from a read or write command with auto precharge enable, to a command to a different bank, is sumarized below, for both cases of "concurrent auto precharge," supported or not:

4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.

5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.

7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.

8. Requires appropriate DM masking.

9. A WRITE command may be applied after the completion of data output.

Simplified State Diagram

PREALL = Precharge All Banks

MRS = Mode Register Set

CKEH = Exit Power Down MRS = Mode Register Set EMRS = Extended Mode Register Set ACT = Active REFS = Enter Self Refresh Write A = Write Write Write with Autoprecharge REFSX = Exit Self Refresh Read A = Read with Autoprecharge REFA = Auto Refresh PRE = Precharge

DC Operating Conditions & Specifications

DC Operating Conditions

Recommended operating conditions (Voltage referenced to VSS = 0V)

Notes: 1. V_{REF} is expected to be equal to 0.5*V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peakto-peak noise on V_{REF} may not exceed 2% of the DC value

2.V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to $\rm V_{REF}$, and must track variations in the DC level of $\rm V_{REF}$

3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on CK.

IDD Max Specifications and Conditions

(V_{DDQ}=2.5V ±0.2V, V_{DD}=2.5V ±0.2V

DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7

IDD1: Operating current: One bank operation

- 1. Typical Case: $VDD = 2.5V$, T=25 °C for DDR333;
- 2. Worst Case: $VDD = 2.7V$, T= 0 °C
- 3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout $= 0$ mA
- 4. Timing patterns
	- DDR266 (133 Mhz, CL=2.5): tCK = 7.5ns, CL=2.5, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst
	- DDR333(166Mhz, CL=2.5): tCK = 6ns, CL=2, BL=4, tRCD = $3*$ tCK, tRC = $10*$ tCK, tRAS = $7*$ tCK Read: A0 N N R0 N N N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst

IDD7: Operating current: Four bank operation

- 1. Typical Case: $VDD = 2.5V$, T=25 °C for DDR333;
- 2. Worst Case: $VDD = 2.7V$, T= 0 °C
- 3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. lout $= 0$ mA
- 4. Timing patterns
	- DDR266 (133Mhz, CL=2.5): tCK = 7.5ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst
- DDR333(166Mhz, CL=2.5): tCK = 6ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst **CONFIDUATION ASSESS CONDITIONS FOR DDR SDRAM IDD1 6. IDD7**

DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 6. IDD7

1. Typical Gase: YOD = 2.9V, T-32⁵C to DoB335;

2. Want Gase: YOD = 2.9V, T-32⁶C to DoB335;

2. Want Ga

A=Activate, R=Read, W=Write, P=Precharge, N=NOP

AC Operating Conditions

Note:

1. Vih(max) = 4.2V. The overshoot voltage duration is \leq 3ns at VDD.

2. Vil(min) = -1.5V. The undershoot voltage duration is \leq 3ns at VSS.

3. VID is the magnitude of the difference between the input level on CK and the input on CK.

4. The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

ELECTRICAL CHARACTERISTICS AND AC TIMING -Absolute Specifications

 $(V_{DDO} = +2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V)$

SLEW RATE DERATING VALUES

 $(V_{DDO}$ = +2.5V ±0.2V, V_{DD} = +2.5V ±0.2V)

SLEW RATE DERATING VALUES

 $(V_{DDO} = +2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V)$

NOTES:

- 1. All voltages referenced to VSS.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:

- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK/CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. V_{REF} is expected to equal V_{DDQ}/2 of the transmit-ting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from $V_{DDQ}/2$, V_{REF} is allowed ±25mV for DC error and an additional ±25mV for AC noise.

- 7. VTT is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{RFF} and must track variations in the DC level of V_{RFF} .
- 8. VID is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.
- 9. The value of VIX is expected to equal $V_{DDO}/2$ of the transmitting device and must track variations in the DC level of the same.
- 10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at $BL = 2$ for -6 with the outputs open.
- 11. Enables on-chip refresh and address counters.
- 12. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 13. This parameter is sampled. $V_{DD} = +2.5V \pm 0.2V$, $V_{DDQ} = +2.5V \pm 0.2V$, $V_{REF} = V_{SS}$, f = 100 MHz, T A = 25°C, VOUT(DC) = $V_{DDQ}/2$, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 14. Command/Address input slew rate = 0.5V/ns. For -6 with slew rates 1V/ns and faster, ^tIS and ^tIH are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: ^tIS and ^tIH has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. If the slew rate exceeds 4.5V/ns, functionality is uncertain.
- 15. The CK/CK input reference level (for timing referenced to CK/CK) is the point at which CK and CK cross; the input reference level for signals other than CK/CK is V_{REF} .
- 16. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, CKE •0.3 x V is recognized as LOW.
- 17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V_{TT} .
- 18. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 22. MIN (^tRC or ^tRFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
- 23. The refresh period 64ms. This equates to an average refresh rate of 7.8µs.
- 24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.
- 25. The valid data window is derived by achieving other specifications ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP - ^tQHS). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55. **AS4C128M8D1-6TIN**

T. VIT is and spinted alongly to b once c v₋₁ is a system alongly tor signal semi-star. It appears to the set of the set o
	- 26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.

- 27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 28. To maintain a valid level, the transitioning edge of the input must:
	- a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC). b) Reach at least the target AC level.
	- c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..
- 30. CK and CK input slew rate must be •1V/ns.
- 31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.

32. VDD must not vary more than 4% if CKE is not active while any bank is active.

- 33. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 34. HP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 35. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS(MIN) can be satisfied prior to the internal precharge command being issued.
- 36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ₀-DQ₁₅) to transition valid. Initial JEDEC specifications suggested this to be same as ^tDQSQ.
- 37. Normal Output Drive Curves:

a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.

b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but no guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.

c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B.

d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.

e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage and temperature.

f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 Volt.

38. Reduced Output Drive Curves:

a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure C.

b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure C.

c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure D.

d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure D.

e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 V, and at the same voltage.

f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device drain-to-source voltages from 0.1V to 1.0 V.

- 39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 40. VIH overshoot: VIH(MAX) = V_{DDO} +1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate. **CONFIGURE THE CONFIDENTIAL CONFIDENTIA**
	- 41. V_{DD} and V_{DDQ} must track each other.
	- 42. Note 42 is not used.
	- 43. Note 43 is not used.
	- 44. During initialization, V_{DDQ}, V_{TT}, and V_{REF} must be equal to or less than V_{DD} + 0.3V. Alternatively, V_{TT} may be 1.35V maximum during power up, even if V_{DD} N_{DDQ} are 0 volts, provided a minimum of 42 ohms of series resistance is used between the V_{TT} supply and the input pin.
	- 45. Note 45 is not used.
	- 46. ^tRAP •t RCD.
	- 47. Note 47 is not used.
	- 48. Random addressing changing 50% of data changing at every transfer.
	- 49. Random addressing changing 100% of data changing at every transfer.
	- 50. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t_{REF} later.

- 51. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 52. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 53. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- 54. ^tDAL =(^tWR/ ^tCK) + (^tRP/ ^tCK)

For each of the terms above, if not already an integer, round to the next highest integer.

For example: For DDR266B at CL=2.5 and ^tCK=7.5ns

^tDAL=((15ns /7.5ns) + (20ns/ 7.5ns)) clocks=((2)+(3)) clocks

IBIS: I/V Characteristics for Input and Output Buffers

Normal strength driver

- 1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

- 3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
- 4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.

- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

Figure 25. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)

Table 17. Pull down and pull up current values

Temperature (Tambient)
Typical 25°C

Typical
Minimum Minimum 0°C for normal, -40°C for Industrial Maximum 70°C for normal, 85°C for Industrial

Typical 2.5V
Minimum 2.3V Maximum

Vdd/Vddq DDR333/DDR266
Typical 2.5V

Minimum 2.3V
Maximum 2.7V

The above characteristics are specified under best, worst and normal process variation/conditions

Half strength driver

1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.

2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

- 3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
- 4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.

- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDO/2

Figure 26. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)

Table 18. Pull down and pull up current values

Temperature (Tambient)
Typical 25°C

Typical
Minimum

Minimum 0°C for normal, -40°C for Industrial Maximum 70°C for normal, 85°C for Industrial

Vdd/Vddq DDR333/DDR266
Typical 2.5V Typical 2.5V
Minimum 2.3V Minimum Maximum 2.7V

The above characteristics are specified under best, worst and normal process variation/conditions

Figure 36 - DATA INPUT (WRITE) TIMING

 $\mathbb{W}\mathbb{Z}$ don't care

DI *n* = Data In for column *n* Burst Length = 4 in the case shown 3 subsequent elements of Data In are applied in the programmed order following DI *n*

Figure 37 - DATA OUTPUT (READ) TIMING

1. tDQSQ max occurs when DQS is the earliest among DQS and DQ signals to transition.

2. tDQSQ min occurs when DQS is the latest among DQS and DQ signals to transition.

3. tDQSQ nom, shown for reference, occurs when DQS transitions in the center among DQ signal transitions.

Burst Length $= 4$ in the case shown

* = VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.
** = tMRD is required before any command can be applied, and 200 cycles of CK are required befor

No column accesses are allowed to be in progress at the time Power-Down is entered

* = If this command is a PRECHARGE (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is Active Power Down.

Figure 40 - AUTO REFRESH MODE

WA DON'T CARE

* = Don't Care, if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active(i.e. must pre-charge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTO REFRESH
NO

* = Device must be in the "All banks idle" state prior to entering Self Refresh mode

** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CLK) are required before a READ command can be applied.

Figure 42 - READ - WITHOUT AUTO PRECHARGE

DON'T CARE

DO $n =$ Data Out from column n

Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT

NOP commands are shown for ease of illustration; other commands may be valid at these times

Figure 43 - READ - WITH AUTO PRECHARGE

DO $n =$ Data Out from column n

Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT

NOP commands are shown for ease of illustration; other commands may be valid at these times

Figure 44 - BANK READ ACCESS

W DON'T CARE

DO $n =$ Data Out from column n

Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO *n*
2 = "Don't Care", if A10 is HIGH at this point
2 = "Don't Care", if A10 is HIGH at this point
PRE =

Figure 45 - WRITE - WITHOUT AUTO PRECHARGE

3 subsequent elements of Data In are applied in the programmed order following DI *n*
DIS AP = Disable Autoprecharge
* = "Don't Care", if A10 is HIGH at this point

- PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address NOP commands are shown for ease of illustration; other valid commands may be possible at these times
-

ACT = ACTIVE, RA = Row Address, BA = Bank Address NOP commands are shown for ease of illustration; other valid commands may be possible at these times

Figure 47 - BANK WRITE ACCESS

Package Diagram **66-Pin TSOP-II (400 mil)**

θ

-
-

PART NUMBERING SYSTEM

Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. Confidential - 57 of 57 - Rev. 1.0 Dec. 2016 AS4C128M8D1-6TIN

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9