# RENESAS

# ISL6744A

#### Intermediate Bus PWM Controller

The **ISL6744A** is a low cost, primary side, double-ended controller intended for applications using full and half-bridge topologies for unregulated DC/DC converters. It is a voltage-mode PWM controller designed for half-bridge and full-bridge power supplies. It provides precise switching frequency control, adjustable soft-start, precise dead time control with dead times as low as 35ns, and overcurrent shutdown. The ISL6744A is identical to the ISL6744, but is optimized for higher noise environments.

Low start-up and operating currents allow for easy biasing in both AC/DC and DC/DC applications. This advanced BiCMOS design features low start-up and operating currents, adjustable switching frequency up to 1MHz, 1A FET drivers, and very low propagation delays for a fast response to overcurrent faults.

#### **Related Literature**

• For a full list of related documents, visit our website

• **ISL6744A** product page

# DATASHEET

FN6554 Rev.1.00 Aug 25, 2017

#### **Features**

- Precision duty cycle and dead time control
- 100µA start-up current
- Adjustable delayed overcurrent shutdown and restart
- Adjustable oscillator frequency up to 2MHz
- 1A MOSFET gate drivers
- Adjustable soft-start
- Internal over-temperature protection
- 35ns control to output propagation delay
- Small size and minimal external component count
- Input undervoltage protection
- Pb-free (RoHS compliant)

#### **Applications**

- Telecom and datacom isolated power
- DC transformers
- Bus converters



# **Contents**



<span id="page-2-1"></span>

<span id="page-2-0"></span>FN6554 Rev.1.00

FN6554 Rev.1.00<br>Aug 25, 2017

Aug 25, 2017

<span id="page-2-2"></span>



<span id="page-3-0"></span>

<span id="page-3-1"></span>

#### <span id="page-4-0"></span>**1.3 Ordering Information**



<span id="page-4-2"></span>Notes:

1. Add "-T" suffix for 2.5k for tape and reel option. Refer to **[TB347](http://www.intersil.com/content/dam/Intersil/documents/tb34/tb347.pdf)** for details on reel specifications.

<span id="page-4-3"></span>2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

<span id="page-4-4"></span>3. For Moisture Sensitivity Level (MSL), see the product information page for **ISL6744A**. For more information on MSL, refer to [TB363](http://www.intersil.com/content/dam/Intersil/documents/tb36/tb363.pdf).

# <span id="page-4-1"></span>**1.4 Pin Configuration**





### <span id="page-5-0"></span>**1.5 Pin Descriptions**

<span id="page-5-1"></span>

# <span id="page-6-0"></span>**2. Specifications**

### <span id="page-6-1"></span>**2.1 Absolute Maximum Ratings**



CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

### <span id="page-6-2"></span>**2.2 Thermal Information**



Note:

<span id="page-6-5"></span>4.  $\theta_{JA}$  is measured with the component mounted on a high-effective thermal conductivity test board in free air. Refer to  $TB379$ .



#### <span id="page-6-3"></span>**2.3 Recommended Operating Conditions**



#### <span id="page-6-4"></span>**2.4 Electrical Specifications**

Recommended operating conditions unless otherwise noted. Refer to <u>Figure 1 on page 3</u> and <u>Figure 2 on page 4</u>. 9V < V<sub>D</sub> < 16V, R<sub>TD</sub> = 51.1kΩ, C<sub>T</sub> = 470pF, T<sub>A</sub> = -40°C to +105°C <u>[\(Note 5\)](#page-7-0)</u>, Typical values are at T<sub>A</sub> = +25°C









<span id="page-7-0"></span>Notes:

5. Specifications at -40°C and +105°C are established by +25°C test with margin limits.

<span id="page-7-1"></span>6. Limits are established by characterization and are not production tested.

7. All voltages measured with respect to GND, unless otherwise specified.

# <span id="page-8-0"></span>**3. Typical Performance Curves**



**Figure 3. Oscillator C<sub>T</sub> Discharge Current Gain Figure 4. Dead Time vs Capacitance** 



<span id="page-8-3"></span>





<span id="page-8-2"></span>**Figure 6. Charge Current vs Temperature**



**Figure 7. Timing Capacitor Voltage vs R<sub>TD</sub>** 

<span id="page-8-1"></span>

## <span id="page-9-0"></span>**4. Functional Description**

#### <span id="page-9-1"></span>**4.1 Features**

The ISL6744A PWM is an excellent choice for low cost bridge topologies for applications requiring accurate frequency and dead time control. It features 1A FET drivers, adjustable soft-start, overcurrent protection, and internal thermal protection, allowing a highly flexible design with minimal external components.

#### <span id="page-9-2"></span>**4.2 Oscillator**

The ISL6744A has an oscillator with a frequency range to 2MHz, programmable using a resistor  $R_{TD}$  and capacitor  $C_T$ .

The switching period is the sum of the timing capacitor charge and discharge durations. The charge duration is determined by C<sub>T</sub> and the internal current source (assumed to be 160 $\mu$ A in the formula). The discharge duration is determined by R<sub>TD</sub> and  $C_T$ .

$$
T_{\rm C} \approx 1.25 \times 10^4 \bullet C_{\rm T} \qquad \text{s} \tag{Eq. 2}
$$

$$
T_D \approx \frac{1}{\text{CTDisch}\,\text{argecurrentGain}} \cdot R_{\text{TD}} \cdot C_{\text{T}} \qquad s \tag{EQ. 3}
$$

$$
T_{\text{OSC}} = T_{\text{C}} + T_{\text{D}} = \frac{1}{f_{\text{OSC}}} \qquad \text{s}
$$
 (EQ.4)

where  $T_C$  and  $T_D$  are the approximate charge and discharge times, respectively,  $T_{\rm OSC}$  is the oscillator free running period, and f<sub>OSC</sub> is the oscillator frequency. One output switching cycle requires two oscillator cycles. The actual times are slightly longer than calculated due to internal propagation delays of approximately 5ns per transition. This delay adds directly to the switching duration, and also causes overshoot of the timing capacitor peak and valley voltage thresholds, effectively increasing the peak-to-peak voltage on the timing capacitor. Additionally, if very low charge and discharge currents are used, there will be an increased error due to the input impedance at the  $C_T$  pin.

The above formulas help with frequency estimation. Practically, effects such as stray capacitances that affect the overall  $C_T$ capacitance, variation in  $R_{TD}$  voltage and charge current over-temperature, etc. exist, and are best evaluated in-circuit. [\(EQ. 2\)](#page-9-3) follows from the basic capacitor current equation:

<span id="page-9-6"></span><span id="page-9-5"></span><span id="page-9-4"></span><span id="page-9-3"></span>
$$
i = C \times \frac{dV}{dt}
$$

In this case, with variation in dV with  $R_{\text{TD}}$  ([Figure 7](#page-8-1)), and in charge current [\(Figure 6\)](#page-8-2), results from [\(EQ. 2\)](#page-9-3) would differ from the calculated frequency. The ["Typical Performance Curves" on page 9](#page-8-0) can be used as a tool along with the above equations to estimate the operating frequency more accurately.

The maximum duty cycle (D) and dead time (DT) can be calculated using  $(EQ. 5)$  and  $(EQ. 6)$ :

$$
D = T_C/T_{OSC}
$$
 (EQ.5)  
DT = (1-D) · T<sub>OSC</sub> s (EQ.6)

#### <span id="page-10-0"></span>**4.3 Soft-Start Operation**

The ISL6744A features a soft-start using an external capacitor in conjunction with an internal current source. Soft-start reduces stresses and surge currents during start-up.

The oscillator capacitor signal  $(C_T)$  is compared to the soft-start voltage (SS) in the SS comparator, which drives the PWM latch. Duty cycle is limited while the SS voltage is less than 3.5V. The output pulse width increases as the soft-start capacitor voltage increases up to 3.5V. This has the effect of increasing the duty cycle from zero to the maximum pulse width during the soft-start period. When the soft-start voltage exceeds 3.5V, soft-start is complete. Soft-start occurs during start-up and after recovery from an overcurrent shutdown. The soft-start voltage is clamped to 4V.

Please note the capacitance of the soft-start capacitor,  $C_{SS}$ . If  $C_{SS} \ge 0.1 \mu F$ , the user will need to add a resistor in series with the capacitor,  $100\Omega/\mu$ F ( $100\Omega$  at least; 1k at most).

#### <span id="page-10-1"></span>**4.4 Gate Drive**

The ISL6744A can source and sink 1A peak current, and can also be used in conjunction with a MOSFET driver, such as the ISL6700, for level shifting. To limit the peak current through the IC, place an external resistor between the totem-pole output of the IC (OUTA or OUTB pin) and the gate of the MOSFET. This small series resistor also damps any oscillations caused by the resonant tank of the parasitic inductances in the traces of the board and the FET's input capacitance.

#### <span id="page-10-2"></span>**4.5 Overcurrent Operation**

Overcurrent delayed shutdown is enabled after the soft-start cycle is complete. If an overcurrent condition is detected, the soft-start charging current source is disabled and the soft-start capacitor is allowed to discharge through a 15µA source. At the same time, a 50µs retriggerable one-shot timer is activated. The timer remains active for 50µs after the overcurrent condition ceases. If the soft-start capacitor discharges to 3.9V, the output is disabled. This state continues until the soft-start voltage reaches 270mV, at which time a new soft-start cycle is initiated. If the overcurrent condition stops at least 50µs prior to the soft-start voltage reaching 3.9V, the soft-start charging currents revert to normal operation and the soft-start voltage is allowed to recover.

#### <span id="page-10-3"></span>**4.6 Thermal Protection**

An internal temperature sensor protects the device if the junction temperature exceeds +145°C. There is approximately +15°C of hysteresis.

#### <span id="page-10-4"></span>**4.7 Ground Plane Requirements**

Careful layout is essential for satisfactory operation of the device. A good ground plane must be employed.  $V_{DD}$  should be bypassed directly to GND with good high frequency capacitance.

# <span id="page-11-0"></span>**5. Typical Application**

[Figure 2 on page 4](#page-3-1) features the ISL6744A in an unregulated half-bridge DC/DC converter configuration, often referred to as a DC transformer or bus converter.

The input voltage is  $48V \pm 10\%$  DC. The output is a nominal 12V when the input voltage is at 48V. Since this is an unregulated topology, the output voltage will vary proportionately with the input voltage. Load regulation is a function of resistance between the source and the converter output. The output is rated at 8A.

#### <span id="page-11-1"></span>**5.1 Circuit Elements**

The converter design is comprised of the following functional blocks:

Input Filtering: L1, C1, R1 Half-Bridge Capacitors: C2, C3 Isolation Transformer: T1 Primary Snubber: C13, R10 Start Bias Regulator: CR3, R2, R7, C6, Q5, D1 Supply Bypass Components: C15, C4 Main MOSFET Power Switch: QH, QL Current Sense Network: T2, CR1, CR2, R5, R6, R11, C10, C14 Control Circuit: U1, C18, C16, D2 Output Rectification and Filtering: QR1, QR2, QR3, QR4, L2, C9, C8 Secondary Snubber: R8, R9, C11, C12 FET Driver: U4 Bootstrap Components for Driver: CR4, C5 ZVS Resonant Delay (Optional): L3, C7

#### <span id="page-11-2"></span>**5.2 Design Specifications**

The following design requirements were selected for evaluation purposes: Switching Frequency, f<sub>SW</sub>: 235kHz  $V_{IN}$ : 48V  $\pm$  10%  $V_{\text{OUT}}$ : 12V (nominal) I<sub>OUT</sub>: 8A (steady state)  $P_{\text{OUT}}$ : 100W Efficiency: 95% Ripple: 1%

#### <span id="page-12-0"></span>**5.3 Transformer Design**

The design of a transformer for a half-bridge application is an iterative process. The process requires compromises, and even experienced designers will produce different designs when presented with identical requirements. For clarity, the iterative design process is not presented here.

The abbreviated design process is as follows:

- Select a core geometry suitable for the application. Constraints of height, footprint, mounting preference, and operating environment will affect the core geometry.
- Determine the turns ratio.
- Select suitable core material(s).
- Select the maximum flux density desired for operation.
- Select the core size. Core size is determined by the capability of the core structure to store the required energy, the number of turns that have to be wound, and the wire gauge needed. Often the window area (the space used for the windings) and power loss determine the final core size.
- Determine the maximum desired flux density. Depending on the frequency of operation, the core material selected, and the operating environment, the allowed flux density must be determined. The decision of what flux density to allow is often difficult to determine initially. Usually, the highest flux density that produces an acceptable design is used, but often the winding geometry dictates a larger core than is indicated based on flux density alone.
- Determine the number of primary turns.
- Select the wire gauge for each winding.
- Determine the winding order and insulation requirements.
- Verify the design.

For this application, we have selected a planar structure to achieve a low profile design. A PQ style core was selected because of its round center leg cross section, but many suitable core styles are available.



<span id="page-12-1"></span>**Figure 8. Transformer Schematic**

Because the converter is operating as an open loop at nearly 100% duty cycle, the turns ratio, N, is the ratio of the input voltage to the output voltage divided by 2.

$$
N = \frac{V_{IN}}{V_{OUT} \cdot 2} = \frac{48}{12 \cdot 2} = 2
$$
 (EQ. 7)

The factor of 2 in the denominator is due to the half-bridge topology. Only half of the input voltage is applied to the primary of the transformer.

A PC44HPQ20/6 "E-Core" plus a PC44PQ20/3 "I-Core" from TDK were selected for the transformer core. The ferrite material is PC44.

The core parameter of concern for flux density is the effective core cross-sectional area, Ae. For the PQ core pieces selected:

Ae =  $0.62$ cm<sup>2</sup> or  $6.2e - 5m^2$ 

Using Faraday's Law,  $V = N d\Phi/dt$ , the number of primary turns can be determined after the maximum flux density is set. An acceptable Bmax is ultimately determined by the allowable power dissipation in the ferrite material and is influenced by the lossiness of the core, core geometry, operating ambient temperature, and air flow. The TDK datasheet for PC44 material



indicates a core loss factor of ~400mW/cm<sup>3</sup> with a  $\pm 2000$  gauss 100kHz sinusoidal excitation. The application uses a 235kHz square wave excitation, so no direct comparison between the application and the data can be made. Interpolation of the data is required. The core volume is approximately  $1.6 \text{cm}^3$ , so the estimated core loss is:

$$
P_{\text{loss}} \approx \frac{mW}{cm^3} \cdot cm^3 \cdot \frac{f_{\text{act}}}{f_{\text{meas}}} = 0.4 \cdot 1.6 \cdot \frac{200 \text{ kHz}}{100 \text{ kHz}} = 1.28 \qquad W \tag{EQ.8}
$$

1.28W of dissipation is significant for a core of this size. Reducing the flux density to 1200 gauss will reduce the dissipation by about the same percentage, or 40%. Evaluate the transformer's performance in the application to determine acceptable dissipation.

From Faraday's Law and using 1200 gauss peak flux density  $(AB = 2400$  gauss or 0.24 tesla):

$$
N = \frac{V_{1N} \cdot T_{ON}}{2 \cdot A_e \cdot \Delta B} = \frac{53 \cdot 2 \cdot 10^{-6}}{2 \cdot 6.2 \cdot 10^{-5} \cdot 0.24} = 3.56 \quad \text{turns}
$$
(EQ. 9)

Rounding up yields four turns for the primary winding. The peak flux density using four turns is  $\sim$ 1100 gauss. From [\(EQ. 7\)](#page-12-1) on [page 13,](#page-12-1) the number of secondary turns is 2.

The volts/turn for this design ranges from 5.4V at  $V_{IN}$  = 43V to 6.6V at  $V_{IN}$  = 53V. Therefore, the Synchronous Rectifier (SR) windings may be set at 1 turn each with proper FET selection. Selecting 2 turns for the synchronous rectifier windings would also be acceptable, but the gate drive losses would increase.

Determine the equivalent wire gauge for the planar structure. Since each secondary winding conducts for only 50% of the period, the RMS current is:

<span id="page-13-0"></span>
$$
I_{RMS} = I_{OUT} \bullet \sqrt{D} = 10 \bullet \sqrt{0.5} = 7.07
$$
 A (EQ. 10)

where D is the duty cycle. Since an FR-4 PWB planar winding structure was selected, the width of the copper traces is limited by the window area width, and the number of layers is limited by the window area height. The PQ core selected has a usable window area width of 0.165 inches. Allowing one turn per layer and 0.020 inches clearance at the edges allows a maximum trace width of 0.125 inches. Using 100 circular mils (c.m.)/A as a guideline for current density, and from [\(EQ. 10\),](#page-13-0) 707c.m. are required for each of the secondary windings (a circular mil is the area of a circle 0.001 inches in diameter). Converting c.m. to square mils yields 555 mils<sup>2</sup> (0.785 sq. mils/c.m.). Dividing by the trace width results in a copper thickness of 4.44 mils (0.112mm). Using 1.3 mils/oz. of copper requires a copper weight of 3.4oz. To reduce cost, 3oz. copper was selected.

One layer of each secondary winding also contains the synchronous rectifier winding. For this layer, the secondary trace width is reduced by 0.025 inches to 0.100 inches (0.015 inches for the SR winding trace width and 0.010 inches spacing between the SR winding and the secondary winding).



The choice of copper weight may be validated by calculating the DC copper losses of the secondary winding. Ignoring the terminal and lead-in resistance, the resistance of each layer of the secondary may be approximated using [\(EQ. 11\)](#page-14-0).

$$
R = \frac{2\pi\rho}{t \cdot \ln\left(\frac{r_2}{r_1}\right)} \qquad \Omega \tag{Eq. 11}
$$

where

 $R =$  Winding resistance

 $p =$  Resistivity of copper = 669e-9 $\Omega$ -inches at +20 $^{\circ}$ C

 $t = Thickness$  of the copper (3 oz.) = 3.9e-3 inches

 $r_2$  = Outside radius of the copper trace = 0.324 or 0.299 inches

 $r_1$  = Inside radius of the copper trace = 0.199 inches

The winding without the SR winding on the same layer has a DC resistance of 2.21mΩ. The winding that shares the layer with the SR winding has a DC resistance of 2.65mΩ. With the secondary configured as a 4 turn center tapped winding (2 turns each side of the tap), the total DC power loss for the secondary at  $+20^{\circ}$ C is 486mW.

The primary windings have an RMS current of approximately 5A ( $I_{\text{OUT}}$  x N<sub>S</sub>/N<sub>P</sub> at ~ 100% duty cycle). The primary is configured as 2 layers, 2 turns per layer to minimize the winding stack height. Allowing 0.020 inches edge clearance and 0.010 inches between turns yields a trace width of 0.0575 inches. Ignoring the terminal and lead-in resistance, and using  $(EO. 11)$ , the inner trace has a resistance of 4.25mΩ, and the outer trace has a resistance of 5.52mΩ. The resistance of the primary then is 19.5m $\Omega$  at +20°C. The total DC power loss for the primary at +20°C is 489mW.

Improved efficiency and thermal performance can be achieved by selecting heavier copper weight for the windings. Evaluation in the application will determine its need.

The order and geometry of the windings affects the AC resistance, winding capacitance, and leakage inductance of the finished transformer. To reduce these effects, interleave the windings. The primary winding is placed between the two secondary windings. The winding layout appears as follows:



**Figure 9. Top Layer: 1 Turn Secondary and SR Windings Figure 10. Internal layer 1: 1 Turn Secondary Winding**



<span id="page-14-0"></span>



**Figure 11. Internal Layer 2: 2 Turns Primary Winding Figure 12. Internal Layer 3: 2 Turns Primary Winding**







**Figure 13. Internal Layer 4: 1 Turn Secondary Winding Figure 14. Bottom Layer: 1 Turn Secondary and SR** 

**Windings**



#### <span id="page-15-0"></span>**5.4 MOSFET Selection**

The criteria for selection of the primary side half-bridge FETs and the secondary side synchronous rectifier FETs is largely based on the current and voltage rating of the device. However, do not ignore the FET drain-source capacitance and gate charge.

The Zero Voltage Switch (ZVS) transition timing is dependent on the transformer's leakage inductance and the capacitance at the node between the upper FET source and the lower FET drain. The node capacitance is comprised of the drain-source capacitance of the FETs and the transformer parasitic capacitance. The leakage inductance and capacitance form an LC resonant tank circuit, which determines the duration of the transition. The amount of energy stored in the LC tank circuit determines the transition voltage amplitude. If the leakage inductance energy is too low, ZVS operation is not possible and near or partial ZVS operation occurs. As the leakage energy increases, the voltage amplitude increases until it is clamped by the FET body diode to ground or  $V_{IN}$ , depending on which FET conducts. When the leakage energy exceeds the minimum required for ZVS operation, the voltage is clamped until the energy is transferred. This behavior increases the time window for ZVS operation. However, the transition time and the period of time during which the voltage is clamped reduces the effective duty cycle.

The gate charge affects the switching speed of the FETs. Higher gate charge translates into higher drive requirements and/or slower switching speeds. The energy required to drive the gates is dissipated as heat.

The maximum input voltage,  $V_{IN}$ , plus transient voltage, determines the voltage rating required. With a maximum input voltage of 53V for this application, and if we allow a 10% adder for transients, a voltage rating of 60V or higher will suffice.



The RMS current through each primary side FET can be determined from [\(EQ. 10\)](#page-13-0), substituting 5A of primary current for  $I_{\text{OUT}}$  (assuming 100% duty cycle). The result is 3.5A RMS. Fairchild FDS3672 FETs, rated at 100V and 7.5A ( $r_{\text{DS}(\text{ON})}$  =  $22m\Omega$ ), were selected for the half-bridge switches.

The synchronous rectifier FETs must withstand approximately one half of the input voltage, assuming no switching transients are present. This suggests that a device capable of withstanding at least 30V is required. Empirical testing in the circuit revealed switching transients of 20V were present across the device, indicating that a rating of at least 60V is required.

The RMS current rating of 7.07A for each SR FET requires a low  $r_{DS(ON)}$  to minimize conduction losses, which is difficult to find in a 60V device. It was decided to use two devices in parallel to simplify the thermal design. Two Fairchild FDS5670 devices are used in parallel for a total of four SR FETs. The FDS5670 is rated at 60V and 10A ( $r_{DS(ON)} = 14 \text{m}\Omega$ ).

#### <span id="page-16-0"></span>**5.5 Oscillator Component Selection**

The desired operating frequency of 235kHz for the converter was established in ["Design Specifications" on page 12.](#page-11-2) The oscillator frequency operates at twice the frequency of the converter because two clock cycles are required for a complete converter period.

During each oscillator cycle the timing capacitor,  $C_T$ , must be charged and discharged. Determining the required discharge time to achieve Zero Voltage Switching (ZVS) is the critical design goal in selecting the timing components. The discharge time sets the dead time between the two outputs, and is the same as ZVS transition time. After the discharge time is determined, the remainder of the period becomes the charge time.

The ZVS transition duration is determined by the transformer's primary leakage inductance,  $L_{ik}$ , by the FET C<sub>oss</sub>, by the transformer's parasitic winding capacitance, and by any other parasitic elements on the node. The parameters may be determined by measurement, calculation, estimate, or by some combination of these methods.

$$
t_{\text{ZVS}} \approx \frac{\pi \sqrt{L_{\text{IR}} \cdot (2C_{\text{OSS}} + C_{\text{Xfrmr}})}}{2} \qquad \text{s}
$$
 (EQ. 12)

Device output capacitance,  $C_{\text{oss}}$ , is non-linear with applied voltage. To determine the equivalent discrete capacitance, Cfet, a charge model is used. Using a known current source, the time required to charge the MOSFET drain to the desired operating voltage is determined and the equivalent capacitance is calculated.

$$
Cfet = \frac{lchg \bullet t}{V} \qquad F \tag{EQ.13}
$$

After the estimated transition time is determined, it must be verified directly in the application. The transformer leakage inductance was measured at 125nH and the combined capacitance was estimated at 2000pF. Calculations indicate a transition period of  $\sim$ 25ns. Verification of the performance yielded a value of T<sub>D</sub> closer to 45ns.



The remainder of the switching half-period is the charge time,  $T<sub>C</sub>$ , and can be determined using [\(EQ. 14\)](#page-17-1)

<span id="page-17-1"></span>
$$
T_C = \frac{1}{2 \cdot f_{SW}} - T_D = \frac{1}{2 \cdot 235 \cdot 10^3} - 45 \cdot 10^{-9} = 2.08 \qquad \mu s
$$
 (EQ. 14)

where  $f_{SW}$  is the converter switching frequency.

Using [Figure 5 on page 9](#page-8-3), the capacitor value appropriate to the desired oscillator operating frequency of 470kHz can be selected. A  $C_T$  value of 100pF, 150pF, or 220pF is appropriate for this frequency. A value of 150pF was selected.

To obtain the proper value for  $R_{TD}$ ,  $(EQ. 3)$  on [page 10](#page-9-6) is used. Because there is a 10ns propagation delay in the oscillator circuit, it must be included in the calculation. The value of  $R_{TD}$  selected is 10kΩ.

#### <span id="page-17-0"></span>**5.6 Output Filter Design**

The output filter inductor and capacitor selection is simple and straightforward. Under steady state operating conditions the voltage across the inductor is very small due to the large duty cycle. Voltage is applied across the inductor only during the switch transition time, which is about 45ns in this application. Ignoring the voltage drop across the SR FETs, the voltage across the inductor during the on time with  $V_{IN} = 48V$  is:

$$
V_{L} = V_{S} - V_{OUT} = \frac{V_{IN} \cdot N_{S} \cdot (1 - D)}{2N_{P}} \approx 250 \qquad mV
$$
 (EQ. 15)

where

 $V_L$  is the inductor voltage

V<sub>S</sub> is the voltage across the secondary winding

 $V_{\text{OUT}}$  is the output voltage

If a current ramp,  $\Delta I$ , of 5% of the rated output current is allowed, the minimum inductance required is:

$$
L \ge \frac{V_L \cdot T_{ON}}{\Delta I} = \frac{0.25 \cdot 2.08}{0.5} = 1.04 \qquad \mu H
$$
 (EQ. 16)

An inductor value of 1.5µH, rated for 18A was selected.

With a maximum input voltage of 53V, the maximum output voltage is about 13V. The closest higher voltage rated capacitor is 16V. Under steady state operating conditions the ripple current in the capacitor is small, so it would seem appropriate to have a low ripple current rated capacitor. However, a high rated ripple current capacitor was selected based on the nature of the intended load, multiple buck regulators. To minimize the output impedance of the filter, a SANYO OSCON 16SH150M capacitor in parallel with a 22µF ceramic capacitor were selected.



#### <span id="page-18-0"></span>**5.7 Current Limit Threshold**

The current limit threshold is fixed at 0.6V nominal, which is the reference to the overcurrent protection comparator. The current level that corresponds to the overcurrent threshold must be chosen to allow for the dynamic behavior of an open loop converter. In particular, the low inductor ripple current under steady state operation increases significantly as the duty cycle decreases.



<span id="page-18-1"></span>**Figure 16. Steady State Secondary Winding Voltage and Inductor Current**

<span id="page-18-2"></span>

[Figures 16](#page-18-1) and [17](#page-18-2) show the behavior of the inductor ripple under steady state and overcurrent conditions. In this example, the peak current limit is set at 11A. The peak current limit causes the duty cycle to decrease, resulting in a reduction of the average current through the inductor. The implication is that the converter can not supply the same output current in current limit that it can supply under steady state conditions. The peak current limit setpoint must take this behavior into consideration. A 5.11 $\Omega$  current sense resistor was selected for the rectified secondary of current transformer T2 for the ISL6744Eval 1, corresponding to a peak current limit setpoint of about 11A.



#### <span id="page-19-0"></span>**5.8 Performance**

The major performance criteria for the converter are efficiency, and to a lesser extent, load regulation. Efficiency, load regulation, and line regulation performance are demonstrated in [Figures 18](#page-19-1) through [20.](#page-19-2)

As expected, the output voltage varies considerably with line and load when compared to an equivalent converter with a closed loop feedback. However, for applications where tight regulation is not required, such as those applications that use downstream DC/DC converters, this design approach is acceptable.

<span id="page-19-1"></span>

<span id="page-19-2"></span>**Figure 20. Line Regulation at IOUT = 1A** 

#### <span id="page-20-0"></span>**5.9 Waveforms**

Typical waveforms can be found in [Figures 21](#page-20-1) through [25.](#page-21-0) [Figure 21](#page-20-1) shows the output voltage ripple and noise at 5A.



<span id="page-20-1"></span>**Figure 21. Output Ripple and Noise - 20MHz BW**

[Figures 22](#page-20-2) and [23](#page-20-3) show the voltage waveforms at the switching node shared by the upper FET source and the lower FET drain. In particular, [Figure 23](#page-20-3) shows near ZVS operation at 5A of load when the upper FET is turning off and the lower FET is turning on. ZVS operation occurs completely, implying that all the energy stored in the node capacitance has been recovered. [Figure 24 on page 22](#page-21-1) shows the switching transition between outputs, OUTA and OUTB during steady state operation. The dead time duration of 46.9ns is clearly shown.

A 2.7V zener is added between the VDD pins of ISL6700 and ISL6744, to ensure that the PWM turns on only after the driver has turned on, thereby ensuring the soft-start function. [Figure 25 on page 22](#page-21-0) shows the soft-start operation.



<span id="page-20-2"></span>

<span id="page-20-3"></span>

<span id="page-21-1"></span><span id="page-21-0"></span>



# <span id="page-22-0"></span>**6. Component List**



# <span id="page-23-0"></span>**7. Revision History**





# <span id="page-24-0"></span>**8. Package Outline Drawing**

M8.118

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE Rev 4, 7/11



**DETAIL "X"**  $\mathbf{f}$ **1.10 MAX**  $\frac{1}{2}$ **SIDE VIEW 2 0.09 - 0.20**

For the most recent package outline drawing, see [M8.118](http://www.intersil.com/content/dam/intersil/documents/m8_1/m8.118.pdf).







**TYPICAL RECOMMENDED LAND PATTERN**

#### **NOTES:**

- **Dimensions are in millimeters. 1.**
- **Dimensioning and tolerancing conform to JEDEC MO-187-AA 2. and AMSEY14.5m-1994.**
- **Plastic or metal protrusions of 0.15mm max per side are not 3. included.**
- **Plastic interlead protrusions of 0.15mm max per side are not 4. included.**
- **Dimensions are measured at Datum Plane "H". 5.**
- **Dimensions in ( ) are for reference only. 6.**

#### M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12

For the most recent package outline drawing, see [M8.15.](http://www.intersil.com/content/dam/intersil/documents/m8_1/m8.15.pdf)



**TOP VIEW**







**NOTES:**

- **1. Dimensioning and tolerancing per ANSI Y14.5M-1994.**
- **2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.**
- **3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.**
- **4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.**
- **5. Terminal numbers are shown for reference only.**
- **6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).**
- **7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.**
- **8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.**



### <span id="page-26-0"></span>**9. About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at [www.intersil.com.](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl6744a-ds-about)

For a listing of definitions and abbreviations of common terms used in our documents, visit: [www.intersil.com/glossary.](http://www.intersil.com/glossary?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl6744a-ds-about)

You can report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask.](http://www.intersil.com/en/support.html?OrganizationID=784358&p=createnewticket&p_href=http%3A%2F%2Fwww.intersil.com%2Fen%2Fsupport.html)

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/en/support/qualandreliability.html?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl6744a-ds-about#reliability).

© Copyright Intersil Americas LLC 2007-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned*  to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no *responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)





info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

#### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9