



## N-channel 30 V, 6 mΩ typ., 11 A STripFET™ H6 Power MOSFET in a PowerFLAT™ 3.3x3.3 package

Datasheet - production data



**Figure 1: Internal schematic diagram**



**Table 1: Device summary**

Order code	Marking	Package	Packing
STL11N3LLH6	11N3L	PowerFLAT™ 3.3x3.3	Tape and reel

### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL11N3LLH6	30 V	7.5 mΩ	11 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using the STripFET™ H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.

**Contents**

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
2.1	Electrical characteristics (curves) .....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
4.1	PowerFLAT™ 3.3x3.3 package information.....	10
<b>5</b>	<b>Revision history .....</b>	<b>13</b>

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	30	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_{pcb} = 25^\circ\text{C}$	11	A
$I_D^{(1)}$	Drain current (continuous) at $T_{pcb} = 100^\circ\text{C}$	6.9	A
$I_{DM}^{(2)}$	Drain current (pulsed)	44	A
$P_{TOT}^{(1)}$	Total dissipation at $T_{pcb} = 25^\circ\text{C}$	2.9	W
$P_{TOT}^{(3)}$	Total dissipation at $T_C = 25^\circ\text{C}$	45	W
$T_j$	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

**Notes:**(1) This value is rated according to  $R_{thj-pcb}$ .

(2) Pulse width limited by safe operating area.

(3) The value is rated according to  $R_{thj-c}$ .

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	2.8	$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	42.8	$^\circ\text{C/W}$

**Notes:**(1) When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu, t < 10 s

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D = 5.5 \text{ A}$ , $L = 6 \text{ mH}$ )	90	mJ

## 2 Electrical characteristics

( $T_c = 25^\circ\text{C}$  unless otherwise specified).

**Table 5: On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{ V}$	30			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, T_c = 125^\circ\text{C}$ <sup>(1)</sup>			10	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1			V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}$		6	7.5	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 5.5 \text{ A}$		8.4	9.5	$\text{m}\Omega$

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	1690	-	pF
$C_{oss}$	Output capacitance		-	290	-	pF
$C_{rss}$	Reverse transfer capacitance		-	176	-	pF
$Q_g$	Total gate charge	$V_{DD} = 15 \text{ V}, I_D = 11 \text{ A}, V_{GS} = 0 \text{ to } 4.5 \text{ V}$	-	17	-	nC
$Q_{gs}$	Gate-source charge	(see <i>Figure 14: "Test circuit for gate charge behavior"</i> )	-	8	-	nC
$Q_{gd}$	Gate-drain charge		-	7	-	nC
$R_G$	Gate input resistance charge	$f=1 \text{ MHz} \text{ Gate DC Bias} = 0 \text{ Test signal level} = 20 \text{ mV open drain}$	-	1.7	-	$\Omega$

**Table 7: Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 15 \text{ V}$ , $I_D = 5.5 \text{ A}$ , $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 13: "Test circuit for resistive load switching times"</a> )	-	9.5	-	ns
$t_r$	Rise time		-	30	-	ns
$t_{d(off)}$	Turn-off delay time		-	37	-	ns
$t_f$	Fall time		-	12	-	ns

**Table 8: Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 11 \text{ A}$ , $V_{GS} = 0 \text{ V}$ $I_D = 11 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 24 \text{ V}$	-		1.1	V
$t_{rr}$	Reverse recovery time		-	24		ns
$Q_{rr}$	Reverse recovery charge		-	16.8		nC
$I_{RRM}$	Reverse recovery current		-	1.4		A

**Notes:**(1)Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area




Figure 3: Thermal impedance




Figure 4: Output characteristics




Figure 5: Transfer characteristics



Figure 6: Normalized  $V_{(BR)DSS}$  vs temperature

Figure 7: Static drain-source on-resistance




Figure 8: Gate charge vs gate-source voltage




Figure 9: Capacitance variations




Figure 10: Normalized gate threshold voltage vs temperature




Figure 11: Normalized on-resistance vs temperature






Figure 12: Source-drain diode forward characteristics




### 3 Test circuits


**Figure 13: Test circuit for resistive load switching times**




**Figure 14: Test circuit for gate charge behavior**




**Figure 15: Test circuit for inductive load switching and diode recovery times**




**Figure 16: Unclamped inductive load test circuit**



**Figure 17: Unclamped inductive waveform**



**Figure 18: Switching time waveform**




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

## 4.1 PowerFLAT™ 3.3x3.3 package information


Figure 19: PowerFLAT™ 3.3x3.3 package outline



**Table 9: PowerFLAT™ 3.3x3.3 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
c	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
e	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
H	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°

Figure 20: PowerFLAT™ 3.3x3.3 recommended footprint



8465286\_footprint

## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
04-Jan-2017	1	First release
11-Jan-2017	2	Updated information on cover page.
20-Feb-2017	3	Updated title, features and description on cover page. Updated <a href="#">Section 1: "Electrical ratings"</a> . Updated <a href="#">Section 2: "Electrical characteristics"</a> . Minor text changes

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

**Данный компонент на территории Российской Федерации****Вы можете приобрести в компании MosChip.**

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибуторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ Р В 0015-002 и ЭС РД 009

**Офис по работе с юридическими лицами:**

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: [info@moschip.ru](mailto:info@moschip.ru)

Skype отдела продаж:

moschip.ru  
moschip.ru\_4

moschip.ru\_6  
moschip.ru\_9