18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Rev. 3 — 1 February 2018

Product data sheet

1 General description

The 74ALVCH16823 is a 18-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. Incorporates bushold data inputs which eliminate the need for external pull-up resistors to hold unused inputs. The 74ALVCH16823 consists of two sections of nine edge-triggered flip-flops. A clock (nCP) input, an output-enable ($n\overline{OE}$) input, a master reset ($n\overline{MR}$) input and a clock-enable ($n\overline{CE}$) input are provided for each total 9-bit section.

With the clock-enable ($n\overline{CE}$) input LOW, the D-type flip-flops will store the state of their individual nDn-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH nCP transition. Taking $n\overline{CE}$ HIGH disables the clock buffer, thus latching the outputs. Taking the master reset ($n\overline{MR}$) input LOW causes all the nQn outputs to go LOW independently of the clock.

When $n\overline{OE}$ is LOW, the contents of the flip-flops are available at the outputs. When the $n\overline{OE}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $n\overline{OE}$ input does not affect the state of flip-flops.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

2 Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Output drive capability 50 Ω transmission lines at 85°C
- · All data inputs have bushold
- Complies with JEDEC standard no. 8-1A
- Complies with JEDEC standards:
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
 - CDM JESD22-C101E exceeds 1000 V


ne<mark>x</mark>peria

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

3 Ordering information


Table 1. Ordering information								
Type number	Package							
	Temperature range	Name	Description	Version				
74ALVCH16823DGG	−40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				

4 Functional diagram



74ALVCH16823


18-bit bus-interface D-type flip-flop with reset and enable; 3-state



18-bit bus-interface D-type flip-flop with reset and enable; 3-state

5 **Pinning information**

5.1 Pinning



18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol Pin Description 1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7, 1D8 54, 52, 51, 49, 48, 47, 45, 44, 43 data inputs

5.2 Pin description

1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7, 1D8	54, 52, 51, 49, 48, 47, 45, 44, 43	data inputs
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7, 1Q8	3, 5, 6, 8, 9, 10, 12, 13, 14	data outputs
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7, 2D8	42, 41, 40, 38, 37, 36, 34, 33, 31	data inputs
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7, 2Q8	15, 16, 17, 19, 20, 21, 23, 24, 26	data outputs
1MR, 2MR	1, 28	master reset inputs (active-LOW)
1 0E , 2 0E	2, 27	output enable inputs (active LOW)
1CP, 2CP	56, 29	clock pulse inputs (active rising edge)
1 CE , 2 CE	55, 30	clock enable inputs (active-LOW)
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
V _{CC}	7, 22, 35, 50	supply voltage

6 Functional description

Table 3. Function table ^[1]

Operating mode	Input	Input					
	n <mark>OE</mark>	nMR	nCE	nCP	nDn	nQn	
clear	L	L	Х	Х	X	L	
load and read data	L	Н	L	1	h	Н	
	L	Н	L	1	I	L	
hold	L	Н	L	L	X	NC	
	L	Н	Н	Х	Х	NC	
disable outputs	Н	X	X	х	Х	Z	

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Limiting values 7

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	For control pins [-0.5	+5.5	V
		For data inputs	-0.5	V _{CC} + 0.5	V
Vo	output voltage	[-0.5	V _{CC} + 0.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
I _{ОК}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
I _{O(sink/source)}	output sink or source current	V_{O} = 0 V to V_{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	-	600	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] Above 55 °C the value of P_{tot} derates linearly with 8 mW/K.

Recommended operating conditions 8

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CC}	supply voltage	2.5 V range for maximum speed performance at 30 pF output load	2.3	2.7	V
		3.3 V range for maximum speed performance at 50 pF output load	3.0	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage	for data inputs	0	V _{CC}	V
		for control inputs	0	5.5	V
Vo	output voltage		0	V _{CC}	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.3 V to 3.0 V	-	20	ns/V
		V _{CC} = 3.0 V to 3.6 V	-	10	ns/V

74ALVCH16823 **Product data sheet**

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions; $T_{amb} = -40$ °C to +85 °C; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Мах	Unit
V _{IH}	HIGH-level	V _{CC} = 1.2 V	V _{CC}	-	-	V
	input voltage	V _{CC} = 1.8 V	0.7V _{CC}	0.9	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	1.2	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	1.5	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	GND	V
	input voltage	V _{CC} = 1.8 V	-	0.9	$0.2V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	1.2	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	1.5	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	output voltage	I_{O} = -100 µA; V_{CC} = 1.8 V to 3.6 V	V _{CC} - 0.2	V _{CC}	-	V
		I _O = -6 mA; V _{CC} = 1.8 V	V _{CC} - 0.4	V _{CC} - 0.10	-	V
		I_{O} = -6 mA; V_{CC} = 2.3 V	V _{CC} - 0.3	V _{CC} - 0.08	-	V
		I_{O} = -12 mA; V_{CC} = 2.3 V	V _{CC} - 0.5	V _{CC} - 0.17	-	V
		I _O = -18 mA; V _{CC} = 2.3 V	V _{CC} - 0.6	V _{CC} - 0.26	-	V
		I_{O} = -12 mA; V_{CC} = 2.7 V	V _{CC} - 0.5	V _{CC} - 0.14	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	V _{CC} - 1.0	V _{CC} - 0.28	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	output voltage	I_{O} = 100 µA; V_{CC} = 1.8 V to 3.6 V	-	GND	0.20	V
		I _O = 6 mA; V _{CC} = 1.8 V	-	0.09	0.30	V
		I _O = 6 mA; V _{CC} = 2.3 V	-	0.07	0.20	V
		I _O = 12 mA; V _{CC} = 2.3 V	-	0.15	0.40	V
		I _O = 18 mA; V _{CC} = 2.3 V	-	0.23	0.60	V
		I_0 = 12 mA; V_{CC} = 2.7 V	-	0.14	0.40	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.27	0.55	V
lı	input leakage current	per control pin; V_{CC} = 1.8 V to 3.6 V; V ₁ = 5.5 V or GND	-	0.1	5	μA
		per data pin; V_{CC} = 1.8 V to 3.6 V; V_I = V_{CC} or GND	-	0.1	5	μA
I _{OZ}	OFF-state output current	V_{CC} = 1.8 V to 2.7 V; V_{I} = V_{IH} or V_{IL} ; V_{O} = V_{CC} or GND	-	0.1	5	μA
		V_{CC} = 2.7 V to 3.6 V; V_{I} = V_{IH} or V_{IL} ; V_{O} = V_{CC} or GND	-	0.1	10	μA
I _{CC}	supply current	V_{CC} = 2.3 V to 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A	-	0.2	40	μA
ΔI _{CC}	additional supply current	V_{CC} = 2.7 V to 3.6 V; V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A	-	150	750	μA

74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
I _{BHL}	bus hold LOW	V _{CC} = 2.3 V; V _I = 0.7 V	45	-	-	μA
	current	V _{CC} = 3.0 V; V _I = 0.8 V	75	150	-	μA
I _{BHH}	bus hold HIGH	V _{CC} = 2.3 V; V _I = 1.7 V	-45	-	-	μA
	current	V _{CC} = 3.0 V; V _I = 2.0 V	-75	-175	-	μA
I _{BHLO}	bus hold LOW	V_{CC} = 2.7 V	300	-	-	μA
	overdrive current	V _{CC} = 3.0 V	450	-	-	μA
I _{BHHO}	bus hold HIGH	V _{CC} = 2.7 V	-300	-	-	μA
	overdrive current	V _{CC} = 3.6 V	-450	-	-	μA
CI	input capacitance		-	5.0	-	pF

[1] All typical values are measured at T_{amb} = 25 $^\circ C.$

10 Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions; $T_{amb} = -40$ °C to +85 °C; voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10

Symbol	Parameter	Conditions	Min	Typ ^[1]	Мах	Unit
t _{pd}	propagation delay	nCP to nQn; see <u>Figure 6</u> ^[2]				
		V _{CC} = 1.2 V	-	10.6	-	ns
		V _{CC} = 1.8 V	1.5	4.5	7.5	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.8	4.9	ns
		V _{CC} = 2.7 V	1.0	2.7	4.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.5	3.7	ns
		nMR to nQn; see <u>Figure 8</u>				
		V _{CC} = 1.2 V	-	9.9	-	ns
		V _{CC} = 1.8 V	1.5	4.6	7.4	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.9	5.0	ns
		V _{CC} = 2.7 V	1.0	3.1	4.6	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.6	4.0	ns
t _{en}	enable time	nOE to nQn; see Figure 9 [3]				
		V _{CC} = 1.2 V	-	10.4	-	ns
		V _{CC} = 1.8 V	1.5	4.4	7.7	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.8	5.3	ns
		V _{CC} = 2.7 V	1.0	3.1	5.2	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.5	4.3	ns

74ALVCH16823 Product data sheet

74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol			Min	Typ ^[1]	Мах	Unit
t _{dis}	disable time	nOE to nQn; see <u>Figure 9</u>	[4]			
		V _{CC} = 1.2 V	-	6.7	-	ns
		V _{CC} = 1.8 V	1.5	3.3	5.5	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.2	4.1	ns
		$V_{CC} = 2.7 V$	1.0	3.1	4.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.8	3.9	ns
t _{su}	set-up time	nDn to nCP; see Figure 7				
		V _{CC} = 1.8 V	1.5	0.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.2	0.2	-	ns
		V _{CC} = 2.7 V	1.5	0.4	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	0.2	-	ns
		nCE to nCP; see Figure 7				
		V _{CC} = 1.8 V	2.0	-0.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.8	-0.2	-	ns
		V _{CC} = 2.7 V	1.9	-0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.5	-0.1	-	ns
t _h	hold time	nDn to nCP; see Figure 7				
		V _{CC} = 1.8 V	0.6	-0.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.8	-0.1	-	ns
		V _{CC} = 2.7 V	0.6	-0.2	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.8	0.0	-	ns
		nCE to nCP; see Figure 7				
		V _{CC} = 1.8 V	0.3	0.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.3	0.2	-	ns
		V _{CC} = 2.7 V	0.4	0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.5	0.1	-	ns
t _W	pulse width	nCP HIGH or LOW; see Figure 6				
		V _{CC} = 1.8 V	4.0	2.0	-	ns
		V _{CC} = 2.3 V to 2.7 V	3.0	1.6	-	ns
		V _{CC} = 2.7 V	3.0	1.6	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.5	1.4	-	ns
		nMR HIGH or LOW; see Figure 8				
		V _{CC} = 1.8 V	4.0	0.8	-	ns
		V _{CC} = 2.3 V to 2.7 V	3.0	0.4	-	ns
		V_{CC} = 2.7 V	3.0	0.6	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.5	0.3	-	ns

74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Мах	Unit
t _{rec}	recovery time	nMR to nCP; see <u>Figure 8</u>				
		V _{CC} = 1.8 V	0.8	0.2	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	0.3	-	ns
		V _{CC} = 2.7 V	0.8	0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	0.2	-	ns
f _{max}	maximum frequency	nCP; see <u>Figure 6</u>				
		V _{CC} = 1.8 V	125	250	-	MHz
		V _{CC} = 2.3 V to 2.7 V	150	300	-	MHz
		V _{CC} = 2.7 V	150	300	-	MHz
		V _{CC} = 3.0 V to 3.6 V	200	350	-	MHz
C _{PD}	power dissipation	per latch; V_I = GND to V_{CC} ^[5]				
	capacitance	outputs enabled	-	16	-	pF
		outputs disabled	-	10	-	pF

[1] Typical values are measured at T_{amb} = 25 °C

Typical values for V_{CC} = 2.3 V to 2.7 V are measured at V_{CC} = 2.5 V. Typical values for V_{CC} = 3.0 V to 3.6 V are measured at V_{CC} = 3.3 V.

[2] t_{pd} is the same as t_{PLH} and t_{PLL} . [3] t_{en} is the same as t_{PZL} and t_{PZH} .

 $\begin{array}{l} \label{eq:constraint} \begin{array}{l} \label{eq:constraint} \left[4 \right] & t_{dis} \mbox{ is the same as } t_{PLZ} \mbox{ and } t_{PHZ} \mbox{ .} \end{array} \\ \label{eq:constraint} \begin{array}{l} \label{eq:constraint} \left[4 \right] & t_{dis} \mbox{ is the same as } t_{PLZ} \mbox{ and } t_{PHZ} \mbox{ .} \end{array} \\ \label{eq:constraint} \begin{array}{l} \label{eq:constraint} \left[5 \right] & C_{PD} \mbox{ is used to determine the dynamic power dissipation } (P_D \mbox{ in } \mu W) \mbox{ .} \end{array} \\ \end{array}$

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

 f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs; $\sum (C_{L} \times V_{CC}^{2} \times f_{0}) = \text{sum of outputs.}$

18-bit bus-interface D-type flip-flop with reset and enable; 3-state


10.1 Waveforms and test circuit



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Figure 6. Propagation delay clock input (nCP) to output (nQn), clock pulse (nCP) width and maximum clock (nCP) frequency



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 7. Data set-up and hold times for the nDn or nCE input to the nCP input



74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state



Measurement points are given in <u>Table 8</u>.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 9. OFF-state to HIGH and LOW propagation delays and LOW and HIGH to OFF-state propagation delays

Table 8. Measurement points

V _{cc}	Input		Output			
	VI	V _M	V _M	V _X	V _Y	
< 2.7 V	V _{CC}	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V	
≥ 2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	

74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state




Table 9. Test data

Input			Load		V _{EXT}		
V _{cc}	VI	t _r , t _f	RL	CL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
< 2.7 V	V _{CC}	≤ 2.0 ns	500 Ω	30 pF	GND	$2 \times V_{CC}$	open
≥ 2.7 V	2.7 V	≤ 2.5 ns	500 Ω	50 pF	GND	$2 \times V_{CC}$	open

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

11 Package outline




Figure 11. Package outline SOT364-1 (TSSOP56)

74ALVCH16823 Product data sheet

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

12 Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
TTL	Transistor-Transistor Logic			

13 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74ALVCH16823 v.3	20180201	Product data sheet	-	74ALVCH16823 v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74ALVCH16823DL (SOT371-1 / SSOP56) removed 					
74ALVCH16823 v.2	19980729	Product specification	-	74ALVCH16823 v.1		
74ALVCH16823 v.1	19980729	Product specification	-	-		

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74ALVCH16823 **Product data sheet**

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVCH16823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	
5.1	Pinning	
5.2	Pin description	5
6	Functional description	
7	Limiting values	6
8	Recommended operating conditions	6
9	Static characteristics	7
10	Dynamic characteristics	8
10.1	Waveforms and test circuit	11
11	Package outline	
12	Abbreviations	15
13	Revision history	15
14	Legal information	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 1 February 2018 Document identifier: 74ALVCH16823





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9