











SN74AHCT16245

SCLS335K - MARCH 1996-REVISED OCTOBER 2014

# SN74AHCT16245 16-Bit Bus Transceivers With 3-State Outputs

#### **Features**

- Members of Texas Instruments' Widebus™ Family
- Inputs are TTL-Voltage Compatible
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17

## **Applications**

- Telecom and Wireless Infrastructures
- Electronic Points of Sale
- Printers and Other Peripherals
- **Motor Drives**
- Health and Fitness

## 3 Description


The SN74AHCT16245 device is a 16-bit (dual-octal) noninverting 3-state transceiver designed synchronous two-way communication between data buses.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TVSOP (48)	9.70 mm × 4.40 mm
SN74AHCT16245	SSOP (48)	15.80 mm × 7.50 mm
	TSSOP (48)	12.50 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# **Table of Contents**

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	9
3	Description 1		9.2 Functional Block Diagrams	9
4	Simplified Schematic1		9.3 Feature Description	10
5	Revision History2		9.4 Device Functional Modes	10
6	Pin Configuration and Functions	10	Application and Implementation	11
7	Specifications5		10.1 Application Information	11
′	7.1 Absolute Maximum Ratings 5		10.2 Typical Application	11
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	12
	7.3 Recommended Operating Conditions	12	Layout	12
	7.4 Thermal Information		12.1 Layout Guidelines	12
	7.5 Electrical Characteristics		12.2 Layout Example	
	7.6 Switching Characteristics	13	Device and Documentation Support	
	7.7 Noise Characteristics		13.1 Trademarks	
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	13
	7.9 Typical Characteristics		13.3 Glossary	13
8	Parameter Measurement Information 8	14	Mechanical, Packaging, and Orderable Information	13


# 5 Revision History

C	hanges from Revision J (October 2000) to Revision K	Page
•	Updated document to new TI data sheet format	
•	Deleted Ordering Information table.	<i>•</i>
•	Deleted SN54AHCT16245 device from data sheet.	<i>*</i>
•	Added Applications	<i>*</i>
•	Added Pin Functions table	(
•	Added Handling Ratings table	(
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	
•	Added Thermal Information table.	(
•	Added –40°C to 125°C range for SN74AHCT16245 in Electrical Characteristics table	(
•	Added $T_A = -40$ °C to 125°C for SN74AHCT16245 in the Switching Characteristics table	7
•	Added Typical Characteristics.	7
•		
•		
•	Added Power Supply Recommendations and Layout sections	12



## 6 Pin Configuration and Functions

SN74AHCT16245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1DIR	I	Direction pin 1
2	1B1	I/O	1B1 input or output
3	1B2	I/O	1B2 input or output
4	GND	_	Ground pin
5	1B3	I/O	1B3 input or output
6	1B4	I/O	1B4 input or output
7	V <sub>CC</sub>	_	Power pin
8	1B5	I/O	1B5 input or output
9	1B6	I/O	1B6 input or output
10	GND	_	Ground pin
11	1B7	I/O	1B7 input or output
12	1B8	I/O	1B8 input or output
13	2B1	I/O	2B1 input or output
14	2B2	I/O	2B2 input or output
15	GND	_	Ground pin
16	2B3	I/O	2B3 input or output
17	2B4	I/O	2B4 input or output
18	V <sub>CC</sub>	_	Power pin

Copyright © 1996–2014, Texas Instruments Incorporated



# Pin Functions (continued)

F	PIN		DECODINE
NO.	NAME	I/O	DESCRIPTION
19	2B5	I/O	2B5 input or output
20	2B6	I/O	2B6 input or output
21	GND	_	Ground pin
22	2B7	I/O	2B7 input or output
23	2B8	I/O	2B8 input or output
24	2DIR	_	Direction pin 2
25	2 <del>OE</del>	I	Output Enable 2
26	2A8	I/O	2A8 input or output
27	2A7	I/O	2A7 input or output
28	GND	_	Ground pin
29	2A6	I/O	2A6 input or output
30	2A5	I/O	2A5 input or output
31	V <sub>CC</sub>	_	Power pin
32	2A4	I/O	2A4 input or output
33	2A3	I/O	2A3 input or output
34	GND	_	Ground pin
35	2A2	I/O	2A2 input or output
36	2A1	I/O	2A1 input or output
37	1A8	I/O	1A8 input or output
38	1A7	I/O	1A7 input or output
39	GND	_	Ground pin
40	1A6	I/O	1A6 input or output
41	1A5	I/O	1A5 input or output
42	V <sub>CC</sub>	_	Power pin
43	1A4	I/O	1A4 input or output
44	1A3	I/O	1A3 input or output
45	GND	_	Ground pin
46	1A2	I/O	1A2 input or output
47	1A1	I/O	1A1 input or output
48	1 <del>OE</del>	I	Output Enable 1



## **Specifications**

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

				MIN	MAX	UNIT
$V_{CC}$		Supply voltage range		-0.5	7	V
$V_{I}$	Control Inputs	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	I/O	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>			V
I <sub>IK</sub>	Control Inputs	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	I/O	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io		Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
		Continuous current through V <sub>CC</sub> or GND			±75	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	orage temperature range			
	Floatroctatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	1500	\/
V <sub>(ESD)</sub>	,	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN74AHCT16	UNIT	
		MIN	UNIT	
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
$V_{IO}$	Input/Output voltage, A or B pins	0	$V_{CC}$	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHCT16245

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

			SN74AHCT16245				
	THERMAL METRIC <sup>(1)</sup>	DGG	DGV	DL	UNIT		
			48 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.1	79.3	61.0			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.6	31.3	30.8			
$R_{\theta JB}$	Junction-to-board thermal resistance	35.0	42.3	32.8	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	1.3	2.4	8.4	C/VV		
ΨЈВ	Junction-to-board characterization parameter	34.7	41.8	32.5			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V <sub>CC</sub>	T,	( = 25°C		SN74AHCT	16245	-40°C to 129 SN74AHCT16		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V		$I_{OH} = -50 \ \mu A$	4.5 V	4.4	4.5		4.4		4.4		V
V <sub>OH</sub>		I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		V
V		$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1		0.1	V
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	V
I	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ
I <sub>OZ</sub> <sup>(1)</sup>	A or B Inputs	V <sub>O</sub> = V <sub>CC</sub> or GND				±0.25		±2.5		±2.5	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
ΔI <sub>CC</sub> <sup>(2)</sup>		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5	mA
Ci	OE or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10		10		10	pF
C <sub>io</sub>	A or B Inputs		5 V		4						pF

 <sup>(1)</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
 (2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



## 7.6 Switching Characteristics

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 2	5°C	SN74AHC	Г16245	T <sub>A</sub> = -40°C to SN74AHCT		UNIT	
	(INPOT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A D	D A	0 45 -5	4.5 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	9.5	1	11		
t <sub>PHL</sub>	A or B	B or A	$C_L = 15 pF$	4.5 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	9.5	1	11	ns	
t <sub>PZH</sub>	<del></del>	A D	0 45 -5	8.9 <sup>(1)</sup>	13 <sup>(1)</sup>	1	14	1	15		
t <sub>PZL</sub>	OE A or B	C <sub>L</sub> = 15 pF	8.9 <sup>(1)</sup>	13 <sup>(1)</sup>	1	14	1	15	ns		
t <sub>PHZ</sub>	<del>OE</del> A or	<del></del>	A D	0 45 -5	9.2 <sup>(1)</sup>	14 <sup>(1)</sup>	1	15	1	15.7	
t <sub>PLZ</sub>		AOIB	C <sub>L</sub> = 15 pF	9.2 <sup>(1)</sup>	14 <sup>(1)</sup>	1	15	1	15.7	ns	
t <sub>PLH</sub>	A 0 * D		D A	C 50 pF	7	9.5	1	10.5	1	12	
t <sub>PHL</sub>	A or B	B or A	$C_L = 50 \text{ pF}$	5.3	9.5	1	10.5	1	12	ns	
t <sub>PZH</sub>	ŌĒ	A 0. D	C 50 7 5	8.3	14	1	15	1	16		
t <sub>PZL</sub>	OE	A or B	$C_L = 50 \text{ pF}$	8.3	14	1	15	1	16	ns	
t <sub>PHZ</sub>	OE A or B	· -	<u> </u>	8	14	1	15	1	15.7		
t <sub>PLZ</sub>		AOLR	$C_L = 50 \text{ pF}$	8	14	1	15	1	15.7	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>		1		1	ns	

<sup>1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### 7.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$ 

	PARAMETER		SN74AHCT16245				
			TYP	MAX	UNIT		
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.6	0.8	V		
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.6	-0.8	V		
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.8		V		
$V_{IH(D)}$	High-level dynamic input voltage	2			V		
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V		


<sup>(1)</sup> Characteristics are for surface-mount packages only.

## 7.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load,	f = 1 MHz	17	рF


## 7.9 Typical Characteristics



<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



## 9 Detailed Description


#### 9.1 Overview

The SN74AHCT16245 device is a 16-bit (dual-octal) noninverting 3-state transceiver designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 9.2 Functional Block Diagrams



A. † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 3. Logic Symbol

Copyright © 1996–2014, Texas Instruments Incorporated



## **Functional Block Diagrams (continued)**




Figure 4. Logic Diagram (Positive Logic)

## 9.3 Feature Description

- TTL inputs
  - Lowered switching threshold allows up translation 3.3 V to 5 V
- Slow edges reduce output ringing

## 9.4 Device Functional Modes

Table 1. Function Table (Each 8-bit Transceiver)

INI	PUTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation



## 10 Application and Implementation

#### 10.1 Application Information

The SN74AHCT16245 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V  $V_{IL}$  and 2-V  $V_{IH}$ . This feature makes the device ideal for translating up from 3.3 V to 5 V. Figure 6 shows this type of translation.

## 10.2 Typical Application




Figure 5. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

#### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended and if there are multiple  $V_{CC}$  pins than 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

## 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram



## 13 Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1996-2014, Texas Instruments Incorporated





16-Oct-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AHCT16245DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HF245	Samples
74AHCT16245DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245	Samples
SN74AHCT16245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245	Samples
SN74AHCT16245DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HF245	Samples
SN74AHCT16245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245	Samples
SN74AHCT16245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245	Samples
SN74AHCT16245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

16-Oct-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Aug-2014

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT16245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74AHCT16245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHCT16245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 5-Aug-2014



\*All dimensions are nominal

7 til dillionolollo alo nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT16245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHCT16245DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AHCT16245DLR	SSOP	DL	48	1000	367.0	367.0	55.0

## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

## **ПОСТАВКА** ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

# Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

## http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

## Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru\_6 moschip.ru\_4 moschip.ru\_9