

### **S27KL0641/S27KS0641 S70KL1281/S70KS1281**

3.0 V/1.8 V, 64 Mb (8 MB)/128 Mb (16 MB), HyperRAM™ Self-Refresh DRAM

# **Distinctive Characteristics**

### **HyperRAM™ Low Signal Count Interface**

- 3.0 V I/O, 11 bus signals ❐ Single ended clock (CK)
- 1.8 V I/O, 12 bus signals ❐ Differential clock (CK, CK#)
- Chip Select (CS#)
- 8-bit data bus (DQ[7:0])
- Read-Write Data Strobe (RWDS)
	- ❐ Bidirectional Data Strobe / Mask
	- ❐ Output at the start of all transactions to indicate refresh latency
	- ❐ Output during read transactions as Read Data Strobe
	- ❐ Input during write transactions as Write Data Mask

### ■ RWDS DCARS Timing

- ❐ During read transactions RWDS is offset by a second clock, phase shifted from CK
- ❐ The Phase Shifted Clock is used to move the RWDS transition edge within the read data eye
- Up to 333 MBps
- Double-Data Rate (DDR) two data transfers per clock
- $\blacksquare$  166 MHz clock rate (333 MBps) at 1.8 V V<sub>CC</sub>
- $\blacksquare$  100 MHz clock rate (200 MBps) at 3.0 V V<sub>CC</sub>
- Sequential burst transactions
- Configurable Burst Characteristics
	- ❐ Wrapped burst lengths:
		- 16 bytes (8 clocks)
		- 32 bytes (16 clocks)
		- 64 bytes (32 clocks)
		- 128 bytes (64 clocks)
	- ❐ Linear burst
	- ❐ Hybrid option one wrapped burst followed by linear burst
	- ❐ Wrapped or linear burst type selected in each transaction
	- ❐ Configurable output drive strength
- Low Power Modes
	- ❐ Deep Power Down
- Package
	- ❐ 24-ball FBGA

# <span id="page-0-0"></span>**Performance Summary**

**High Performance**





**Cypress Semiconductor Corporation** • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-97964 Rev. \*L Revised July 31, 2018



# **Logic Block Diagrams**

**Block Diagram — 64 Mb**

<span id="page-1-0"></span>



# **HyperRAM Block Diagram**

HyperRAM Connections, Including Optional Signals





# **Contents**







# <span id="page-4-1"></span><span id="page-4-0"></span>**1. General Description**

The Cypress<sup>®</sup> 64-Mb HyperRAM<sup>™</sup> device is a high-speed CMOS, self-refresh Dynamic RAM (DRAM), with a HyperBus interface.

The Cypress 128-Mb HyperRAM is a dual-die stack of 64-Mb HyperRAM devices in a single package.

The Random Access Memory (RAM) array uses dynamic cells that require periodic refresh. Refresh control logic within the device manages the refresh operations on the RAM array when the memory is not being actively read or written by the HyperBus interface master (host). Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. Hence, the memory can also be described as Pseudo Static RAM (PSRAM).

Because the DRAM cells cannot be refreshed during a read or write transaction, there is a requirement that the host not perform read or write burst transfers that are long enough to block the necessary internal logic refresh operations when they are needed. The host is required to limit the duration of transactions and allow additional initial access latency, at the beginning of a new transaction, if the memory indicates a refresh operation is needed.

HyperBus is a low-signal-count, Double Data Rate (DDR) interface that achieves high-speed read and write throughput. The DDR protocol transfers two data bytes per clock cycle on the DQ input/output signals. A read or write transaction on HyperBus consists of a series of 16-bit wide, one clock cycle data transfers at the internal HyperRAM core with two corresponding 8-bit wide, one-half-clock-cycle data transfers on the DQ signals. All inputs and outputs are LV-CMOS compatible. Ordering Part Number (OPN) device versions are available for core (V<sub>CC</sub>) and IO buffer (V<sub>CC</sub>Q) supplies of either 1.8 V or 3.0 V (nominal).

Command, address, and data information is transferred over the eight HyperBus DQ[7:0] signals. The clock is used for information capture by a HyperBus slave device when receiving command, address, or data on the DQ signals. Command or Address values are center aligned with clock transitions.

Every transaction begins with the assertion of CS# and Command-Address (CA) signals, followed by the start of clock transitions to transfer six CA bytes, followed by initial access latency and either read or write data transfers, until CS# is deasserted.



**Figure 1. Read Transaction, Single Initial Latency Count** 

The Read/Write Data Strobe (RWDS) is a bidirectional signal that indicates:

- when data will start to transfer from a HyperRAM device to the master device in read transactions (initial read latency)
- when data is being transferred from a HyperRAM device to the master device during read transactions (as a source synchronous read data strobe)
- when data may start to transfer from the master device to a HyperRAM device in write transactions (initial write latency)
- data masking during write data transfers

During the CA transfer portion of a read or write transaction, RWDS acts as an output from a HyperRAM device to indicate whether additional initial access latency is needed in the transaction.

During read data transfers, RWDS is a read data strobe with data values edge aligned with the transitions of RWDS.



**Figure 2. Read Transaction, Additional Latency Count**



During write data transfers, RWDS indicates whether each data byte transfer is masked with RWDS HIGH (invalid and prevented from changing the byte location in a memory) or not masked with RWDS LOW (valid and written to a memory). Data masking may be used by the host to byte align write data within a memory or to enable merging of multiple non-word aligned writes in a single burst write. During write transactions, data is center aligned with clock transitions.



Read and write transactions are burst oriented, transferring the next sequential word during each clock cycle. Each individual read or write transaction can use either a wrapped or linear burst sequence.







During wrapped transactions, accesses start at a selected location and continue to the end of a configured word group aligned boundary, then wrap to the beginning location in the group, then continue back to the starting location. Wrapped bursts are generally used for critical word first cache line fill read transactions. During linear transactions, accesses start at a selected location and continue in a sequential manner until the transaction is terminated when CS# returns HIGH. Linear transactions are generally used for large contiguous data transfers such as graphic images. Since each transaction command selects the type of burst sequence for that transaction, wrapped and linear bursts transactions can be dynamically intermixed as needed.



# <span id="page-7-1"></span><span id="page-7-0"></span>**2. Product Overview**

The 64-Mb and 128-Mb HyperRAM devices are 1.8 V or 3.0 V core and I/O, synchronous self-refresh Dynamic RAM (DRAM). The HyperRAM device provides a HyperBus slave interface to the host system. HyperBus has an 8-bit (1 byte) wide DDR data bus and uses only word-wide (16-bit data) address boundaries. Read transactions provide 16 bits of data during each clock cycle (8 bits on both clock edges). Write transactions take 16 bits of data from each clock cycle (8 bits on each clock edge).





Read and write transactions require two clock cycles to define the target row address and burst type, then an initial access latency of  $t_{\text{ACC}}$ . During the Command-Address (CA) part of a transaction, the memory will indicate whether an additional latency for a required refresh time  $(t_{RFH})$  is added to the initial latency; by driving the RWDS signal to the HIGH state. During the CA period the third clock cycle will specify the target word address within the target row. During a read (or write) transaction, after the initial data value has been output (or input), additional data can be read from (or written to) the row on subsequent clock cycles in either a wrapped or linear sequence. When configured in linear burst mode, the device will automatically fetch the next sequential row from the memory array to support a continuous linear burst. Simultaneously accessing the next row in the array while the read or write data transfer is in progress, allows for a linear sequential burst operation that can provide a sustained data rate of 333 MBps (1 byte (8 bit data bus) \* 2 *(data clock edges)* \* 166 MHz = 333 MBps).



# <span id="page-8-0"></span>**3. Signal Descriptions**

# <span id="page-8-1"></span>**3.1 Input/Output Summary**

HyperRAM signals are shown in [Table 1](#page-8-2). Active LOW signal names have a hash symbol (#) suffix.

### <span id="page-8-2"></span>**Table 1. I/O Summary**





# <span id="page-9-0"></span>**3.2 Command/Address Bit Assignments**

All HyperRAM bus transactions can be classified as either read or write. A bus transaction is started with CS# going LOW with clock in idle state (CK=LOW and CK#=HIGH). The first three clock cycles transfer three words of Command/Address (CA0, CA1, CA2) information to define the transaction characteristics. The Command/Address words are presented with DDR timing, using the first six clock edges. The following characteristics are defined by the Command/Address information:

- Read or Write transaction
- Address Space: memory array space or register space
	- ❐ Register space is used to access Device Identification (ID) registers and Configuration Registers (CR) that identify the device characteristics and determine the slave specific behavior of read and write transfers on the HyperBus interface.
- Whether a transaction will use a linear or wrapped burst sequence.
- The target row (and half-page) address (upper order address)
- The target column (word within half-page) address (lower order address)





#### **Table 2. Command-Address Bit Assignment to DQ Signals**



- <span id="page-9-1"></span>1. Figure shows the initial three clock cycles of all transactions on the HyperBus.
- <span id="page-9-2"></span>2. CK# of differential clock is shown as dashed line waveform.
- <span id="page-9-3"></span>3. Command-Address information is "center aligned" with the clock during both Read and Write transactions.



### **Table 3. Command/Address Bit Assignments**[\[4,](#page-10-5) [5,](#page-10-6) [6,](#page-10-7) [7,](#page-10-8) [8\]](#page-10-9)



#### **Notes**

<span id="page-10-5"></span>4. A Row is a group of words relevant to the internal memory array structure and additional latency may be inserted by RWDS when crossing Row boundaries - this is<br>device dependent behavior, refer to each HyperRus device d

<span id="page-10-6"></span>5. A Page is a 16-word (32-byte) length and aligned unit of device internal read or write access and additional latency may be inserted by RWDS when crossing Page<br>boundaries - this is device dependent behavior, refer to

<span id="page-10-7"></span>6. The Column address selects the burst transaction starting word location within a Row. The Column address is split into an upper and lower portion. The upper portion<br>selects an 8-word (16-byte) Half-page and the lower

<span id="page-10-8"></span>7. The initial read access time starts when the Row and Upper Column (Half-page) address bits are captured by a slave interface. Continuous linear read burst is enabled by memory devices internally interleaving access to 16 byte half-pages.

<span id="page-10-9"></span>8. HyperBus protocol address space limit, assuming: 29 Row &Upper Column address bits

3 Lower Column address bits

Each address selects a word wide (16 bit = 2 byte) data value 29 + 3 = 32 address bits = 4G addresses supporting 8Gbyte (64Gbit) maximum address space

Future expansion of the column address can allow for 29 Row &Upper Column + 16 Lower Column address bits = 35 Tera-word = 70 Tera-byte address space.



**Figure 7. Data Placement During a Read Transaction**[[9,](#page-10-0) [10,](#page-10-1) [11](#page-10-2), [12](#page-10-4), [13](#page-10-3)]

#### **Notes**

<span id="page-10-0"></span>9. Figure shows a portion of a Read transaction on the HyperBus. CK# of differential clock is shown as dashed line waveform.

<span id="page-10-1"></span>10. Data is "edge aligned" with the RWDS serving as a read data strobe during read transactions.

<span id="page-10-2"></span>11. Data is always transferred in full word increments (word granularity transfers).

<span id="page-10-4"></span>12. Word address increments in each clock cycle. Byte A is between RWDS rising and falling edges and is followed by byte B between RWDS falling and rising edges, of each word.

<span id="page-10-3"></span>13. Data bits in each byte are always in high to low order with bit 7 on DQ7 and bit 0 on DQ0.



### **Table 4. Data Bit Placement During Read or Write Transaction**





#### **Table 4. Data Bit Placement During Read or Write Transaction** (Continued)



# **Figure 8. Data Placement During a Write Transaction**[[14,](#page-12-0) [15,](#page-12-1) [16,](#page-12-2) [17\]](#page-12-3)



- <span id="page-12-0"></span>14. Figure shows a portion of a Write transaction on the HyperBus.
- <span id="page-12-1"></span>15. Data is "center aligned" with the clock during a Write transaction.
- <span id="page-12-3"></span><span id="page-12-2"></span>16. RWDS functions as a data mask during write data transfers with initial latency. Masking of the first and last byte is shown to illustrate an unaligned 3 byte write of data.<br>17. RWDS is not driven by the master during w left HI-Z by the slave in this case.



## <span id="page-13-0"></span>**3.3 Read Transactions**

The HyperBus master begins a transaction by driving CS# LOW while clock is idle. Then the clock begins toggling while Command-Address CA words are transfered.

In CA0, CA[47] = 1 indicates that a Read transaction is to be performed. CA[46] = 0 indicates the memory space is being read or CA[46] = 1 indicates the register space is being read. CA[45] indicates the burst type (wrapped or linear). Read transactions can begin the internal array access as soon as the row and upper column address has been presented in CA0 and CA1 (CA[47:16]). CA2 (CA(15:0]) identifies the target Word address within the chosen row. However, some HyperBus devices may require a minimum time between the end of a prior transaction and the start of a new access. This time is referred to as Read-Write-Recovery time (t<sub>RWR</sub>). The master interface must start driving CS# LOW only at a time when the CA1 transfer will complete after t<sub>RWR</sub> is satisfied.

The HyperBus master then continues clocking for a number of cycles defined by the latency count setting in configuration register 0. The initial latency count required for a particular clock frequency is based on RWDS. If RWDS is LOW during the CA cycles, one latency count is inserted. If RWDS is HIGH during the CA cycles, an additional latency count is inserted. Once these latency clocks have been completed the memory starts to simultaneously transition the Read-Write Data Strobe (RWDS) and output the target data.

New data is output edge aligned with every transition of RWDS. Data will continue to be output as long as the host continues to transition the clock while CS# is LOW. However, the HyperRAM device may stop RWDS transitions with RWDS LOW, between the delivery of words, in order to insert latency between words when crossing memory array boundaries.

Wrapped bursts will continue to wrap within the burst length and linear burst will output data in a sequential manner across row boundaries. When a linear burst read reaches the last address in the array, continuing the burst beyond the last address will provide undefined data. Read transfers can be ended at any time by bringing CS# HIGH when the clock is idle.

The clock is not required to be free-running. The clock may remain idle while CS# is HIGH.



## **Figure 9. Read Transaction with Additional Initial Latency**[[18,](#page-13-1) [19,](#page-13-2) [20,](#page-13-3) [21,](#page-13-4) [22,](#page-13-5) [23,](#page-13-6) [24,](#page-13-7) [25\]](#page-13-8)

- <span id="page-13-1"></span>18. Transactions are initiated with CS# falling while CK = LOW and CK# = HIGH.
- <span id="page-13-2"></span>19. CS# must return HIGH before a new transaction is initiated.
- <span id="page-13-3"></span>20. CK# is the complement of the CK signal. 3.0 V devices use a single ended clock (CK only), CK# is used with CK on1.8 V devices to provide a differential clock. CK# of a differential clock is shown as a dashed line waveform.
- <span id="page-13-4"></span>21. Read access array starts once CA[23:16] is captured.
- <span id="page-13-5"></span>22. The read latency is defined by the initial latency value in a configuration register.
- <span id="page-13-6"></span>23. In this read transaction example the initial latency count was set to four clocks.
- <span id="page-13-7"></span>24. In this read transaction a RWDS HIGH indication during CA delays output of target data by an additional four clocks.
- <span id="page-13-8"></span>25. The memory device drives RWDS during read transactions.





**Figure 3.1** Read Transaction Without Additional Initial Latency[\[26](#page-14-1)]

## <span id="page-14-0"></span>**3.4 Write Transactions with Initial Latency (Memory Core Write)**

The HyperBus master begins a transaction by driving CS# LOW while clock is idle. Then the clock begins toggling while Command-Address CA words are transfered.

In CA0, CA[47] = 0 indicates that a Write transaction is to be performed. CA[46] = 0 indicates the memory space is being written. CA[45] indicates the burst type (wrapped or linear). Write transactions can begin the internal array access as soon as the row and upper column address has been presented in CA0 and CA1 (CA[47:16]). CA2 (CA(15:0]) identifies the target word address within the chosen row. However, some HyperBus devices may require a minimum time between the end of a prior transaction and the start of a new access. This time is referred to as Read-Write-Recovery time (t<sub>RWR</sub>). The master interface must start driving CS# LOW only at a time when the CA1 transfer will complete after  $t_{RWR}$  is satisfied.

The HyperBus master then continues clocking for a number of cycles defined by the latency count setting in configuration register 0. The initial latency count required for a particular clock frequency is based on RWDS. If RWDS is LOW during the CA cycles, one latency count is inserted. If RWDS is HIGH during the CA cycles, an additional latency count is inserted.

Once these latency clocks have been completed the HyperBus master starts to output the target data. Write data is center aligned with the clock edges. The first byte of data in each word is captured by the memory on the rising edge of CK and the second byte is captured on the falling edge of CK.

During the CA clock cycles, RWDS is driven by the memory.

During the write data transfers, RWDS is driven by the host master interface as a data mask. When data is being written and RWDS is HIGH the byte will be masked and the array will not be altered. When data is being written and RWDS is LOW the data will be placed into the array. Because the master is driving RWDS during write data transfers, neither the master nor the HyperRAM device are able to indicate a need for latency within the data transfer portion of a write transaction. The acceptable write data burst length setting is also shown in configuration register 0.

Data will continue to be transferred as long as the HyperBus master continues to transition the clock while CS# is LOW. Legacy format wrapped bursts will continue to wrap within the burst length. Hybrid wrap will wrap once then switch to linear burst starting at the next wrap boundary. Linear burst accepts data in a sequential manner across page boundaries. Write transfers can be ended at any time by bringing CS# HIGH when the clock is idle.

When a linear burst write reaches the last address in the memory array space, continuing the burst will write to the beginning of the address range.

The clock is not required to be free-running. The clock may remain idle while CS# is HIGH.

<span id="page-14-1"></span><sup>26.</sup> RWDS is LOW during the CA cycles. In this Read Transaction there is a single initial latency count for read data access because, this read transaction does not begin at a time when additional latency is required by the slave.









- <span id="page-15-0"></span>27. Transactions must be initiated with CK = LOW and CK# = HIGH.
- <span id="page-15-1"></span>28. CS# must return HIGH before a new transaction is initiated.
- <span id="page-15-2"></span>29. During Command-Address, RWDS is driven by the memory and indicates whether additional latency cycles are required.
- <span id="page-15-3"></span>30. In this example, RWDS indicates that additional initial latency cycles are required.
- <span id="page-15-4"></span>31. At the end of Command-Address cycles, the memory stops driving RWDS to allow the host HyperBus master to begin driving RWDS. The master must drive RWDS<br>to a valid LOW before the end of the initial latency to provide a
- <span id="page-15-5"></span>
- <span id="page-15-6"></span>33. The figure shows RWDS masking byte A0 and byte B1 to perform an unaligned word write to bytes B0 and A1. 34. In this example, RWDS indicates that there is no additional latency required.

<span id="page-15-7"></span>



# <span id="page-16-0"></span>**3.5 Write Transactions without Initial Latency (Register Write)**

A Write transaction starts with the first three clock cycles providing the Command/Address information indicating the transaction characteristics. CA0 may indicate that a Write transaction is to be performed and also indicates the address space and burst type (wrapped or linear).

Writes without initial latency are used for register space writes. HyperRAM device write transactions with zero latency mean that the CA cycles are followed by write data transfers. Writes with zero initial latency, do not have a turn around period for RWDS. The HyperRAM device will always drive RWDS during the Command-Address period to indicate whether extended latency is required for a transaction that has initial latency. However, the RWDS is driven before the HyperRAM device has received the first byte of CA i.e. before the HyperRAM device knows whether the transaction is a read or write to register space. In the case of a write with zero latency, the RWDS state during the CA period does not affect the initial latency of zero. Since master write data immediately follows the Command-Address period in this case, the HyperRAM device may continue to drive RWDS LOW or may take RWDS to HI-Z during write data transfer. The master must not drive RWDS during Writes with zero latency. Writes with zero latency do not use RWDS as a data mask function. All bytes of write data are written (full word writes).

The first byte of data in each word is presented on the rising edge of CK and the second byte is presented on the falling edge of CK. Write data is center aligned with the clock inputs. Write transfers can be ended at any time by bringing CS# HIGH when clock is idle. The clock is not required to be free-running.



#### **Figure 12. Write Operation without Initial Latency**

Host drives DQ[7:0] with Command-Address and Write Data



# <span id="page-17-5"></span><span id="page-17-0"></span>**4. Memory Space**

When CA[46] is 0 a read or write transaction accesses the DRAM memory array.

### <span id="page-17-3"></span>**Table 5. Memory Space Address Map**



# <span id="page-17-6"></span><span id="page-17-1"></span>**5. Register Space**

When CA[46] is 1 a read or write transaction accesses the Register Space.

<span id="page-17-4"></span>**Table 6. Register Space Address Map**[\[35](#page-17-2)]



**Note**

<span id="page-17-2"></span>35. CA45 may be either 0 or 1 for either wrapped or linear read. CA45 must be 1 as only linear single word register writes are supported.



# <span id="page-18-0"></span>**5.1 Device Identification Registers**

There are two read only, non-volatile, word registers, that provide information on the device selected when CS# is LOW. The device information fields identify:

- Manufacturer
- Type
- Density

❐ Row address bit count

❐ Column address bit count

### **Table 7. ID Register 0 Bit Assignments**



### **Table 8. ID Register 1 Bit Assignments**



### **5.1.1 Density and Row Boundaries**

The DRAM array size (density) of the device can be determined from the total number of system address bits used for the row and column addresses as indicated by the Row Address Bit Count and Column Address Bit Count fields in the ID0 register. For example: a 64-Mb HyperRAM device has 9 column address bits and 13 row address bits for a total of 22 word address bits =  $2^{22}$  = 4 Mwords  $= 8$  MB. The 9 column address bits indicate that each row holds  $2^9 = 512$  words = 1 kbytes. The row address bit count indicates there are 8196 rows to be refreshed within each array refresh interval. The row count is used in calculating the refresh interval.



## <span id="page-19-6"></span><span id="page-19-0"></span>**5.2 Register Space Access**

Register default values are loaded upon power-up or hardware reset. The registers can be altered at any time while the device is in the standby state.

<span id="page-19-1"></span>Loading a register is accomplished with a single 16-bit word write transaction as shown in [Figure 13.](#page-19-1) CA[47] is zero to indicate a write transaction, CA[46] is a one to indicate a register space write, CA[45] is a one to indicate a linear write, lower order bits in the CA field indicate the register address.



Host drives DQ[7:0] with Command-Address and Register Data

Each register is written with a separate single word write transaction. Register write transactions have zero latency, the single word of data immediately follows the Command-Address. RWDS is not driven by the host during the write because RWDS is always driven by the memory during the CA cycles to indicate whether a memory array refresh is in progress. Because a register space write goes directly to a register, rather than the memory array, there is no initial write latency, related to an array refresh that may be in progress. In a register write, RWDS is also not used as a data mask because both bytes of a register are always written and never masked.

Reserved register fields must be written with their default value. Writing reserved fields with other than default values may produce undefined results.

Reading of a register is accomplished with a single 16 bit read transaction with CA[46]=1 to select register space. If more than one word is read, the same register value is repeated in each word read. The CA[45] burst type is "don't care" because only a single register value is read. The contents of the register is returned in the same manner as reading array data, with one or two latency counts, based on the state of RWDS during the Command-Address period. The latency count is defined in the Configuration Register 0 Read Latency field (CR0[7:4]).

**Note**: It is recommended to configure all configuration registers in the 128 Mb dual-die stack identically.

<span id="page-19-2"></span><sup>36.</sup> The host must not drive RWDS during a write to register space.

<span id="page-19-3"></span><sup>37.</sup> The RWDS signal is driven by the memory during the Command-Address period based on whether the memory array is being refreshed. This refresh indication does<br>not affect the writing of register data. RWDS is driven immed

<span id="page-19-4"></span><sup>38.</sup> The register value is always provided immediately after the CA value and is not delayed by a refresh latency.

<span id="page-19-5"></span><sup>39.</sup> The the RWDS signal returns to HI-Z after the Command-Address period. Register data is never masked. Both data bytes of the register data are loaded into the selected register



### <span id="page-20-1"></span>**5.2.1 Configuration Register 0**

Configuration Register 0 (CR0) is used to define the power mode and access protocol operating conditions for the HyperRAM device. Configurable characteristics include:

- Wrapped Burst Length (16, 32, 64, or 128-byte aligned and length data group)
- Wrapped Burst Type

❐ Legacy wrap (sequential access with wrap around within a selected length and aligned group)

❐ Hybrid wrap (Legacy wrap once then linear burst at start of the next sequential group)

- Initial Latency
- Variable Latency
	- ❐ Whether an array read or write transaction will use fixed or variable latency. If fixed latency is selected the memory will always indicate a refresh latency and delay the read data transfer accordingly. If variable latency is selected, latency for a refresh is only added when a refresh is required at the same time a new transaction is starting.
- Output Drive Strength
- Deep Power Down Mode

#### <span id="page-20-0"></span>**Table 9. Configuration Register 0 Bit Assignments**





### **5.2.1.1 Wrapped Burst**

A wrapped burst transaction accesses memory within a group of words aligned on a word boundary matching the length of the configured group. Wrapped access groups can be configured as 16, 32, 64, or 128 bytes alignment and length. During wrapped transactions, access starts at the Command-Address selected location within the group, continues to the end of the configured word group aligned boundary, then wraps around to the beginning location in the group, then continues back to the starting location. Wrapped bursts are generally used for critical word first instruction or data cache line fill read accesses.

### <span id="page-21-2"></span>**5.2.1.2 Hybrid Burst**

The beginning of a hybrid burst will wrap within the target address wrapped burst group length before continuing to the next half-page of data beyond the end of the wrap group. Continued access is in linear burst order until the transfer is ended by returning CS# HIGH. This hybrid of a wrapped burst followed by a linear burst starting at the beginning of the next burst group, allows multiple sequential address cache lines to be filled in a single access. The first cache line is filled starting at the critical word. Then the next sequential line in memory can be read in to the cache while the first line is being processed.

#### **Table 10. CR0[2] Control of Wrapped Burst Sequence**



<span id="page-21-1"></span>



**Note**

<span id="page-21-0"></span>40. Linear Burst across die boundary is not supported in 128-Mb dual-die stack.



### **Table 11. Example Wrapped Burst Sequences**[40] (Continued)



**Note**

40. Linear Burst across die boundary is not supported in 128-Mb dual-die stack.

### **5.2.1.3 Initial Latency**

Memory Space read and write transactions or Register Space read transactions require some initial latency to open the row selected by the Command-Address. This initial latency is  $t_{ACC}$ . The number of latency clocks needed to satisfy  $t_{ACC}$  depends on the HyperBus frequency and can vary from 3 to 6 clocks. The value in CR0[7:4] selects the number of clocks for initial latency. The default value is 6 clocks, allowing for operation up to a maximum frequency of 166MHz prior to the host system setting a lower initial latency value that may be more optimal for the system.

In the event a distributed refresh is required at the time a Memory Space read or write transaction or Register Space read transaction begins, the RWDS signal goes HIGH during the Command-Address to indicate that an additional initial latency is being inserted to allow a refresh operation to complete before opening the selected row.

Register Space write transactions always have zero initial latency. RWDS may be HIGH or LOW during the Command-Address period. The level of RWDS during the Command-Address period does not affect the placement of register data immediately after the Command-Address, as there is no initial latency needed to capture the register data. A refresh operation may be performed in the memory array in parallel with the capture of register data.



### <span id="page-23-0"></span>**5.2.1.4 Fixed Latency**

A configuration register option bit CR0[3] is provided to make all Memory Space read and write transactions or Register Space read transactions require the same initial latency by always driving RWDS HIGH during the Command-Address to indicate that two initial latency periods are required. This fixed initial latency is independent of any need for a distributed refresh, it simply provides a fixed (deterministic) initial latency for all of these transaction types. The fixed latency option may simplify the design of some HyperBus memory controllers or ensure deterministic transaction performance. Fixed latency is the default POR or reset configuration. The system may clear this configuration bit to disable fixed latency and allow variable initial latency with RWDS driven HIGH only when additional latency for a refresh is required.

**Note** 128-Mb dual-die stack only supports fixed latency.

### **5.2.1.5 Drive Strength**

DQ signal line loading, length, and impedance vary depending on each system design. Configuration register bits CR0[14:12] provide a means to adjust the DQ[7:0] signal output impedance to customize the DQ signal impedance to the system conditions to minimize high-speed signal behaviors such as overshoot, undershoot, and ringing. The default POR or reset configuration value is 000b to select the mid point of the available output impedance options.

The impedance values shown are typical for both pull-up and pull-down drivers at typical silicon process conditions, nominal operating voltage (1.8 V or 3.0 V) and 50°C. The impedance values may vary by up to  $\pm 80\%$  from the typical values depending on the Process, Voltage, and Temperature (PVT) conditions. Impedance will increase with slower process, lower voltage, or higher temperature. Impedance will decrease with faster process, higher voltage, or lower temperature.

Each system design should evaluate the data signal integrity across the operating voltage and temperature ranges to select the best drive strength settings for the operating conditions.

### <span id="page-23-1"></span>**5.2.1.6 Deep Power Down**

When the HyperRAM device is not needed for system operation, it may be placed in a very low power consuming mode called Deep Power Down (DPD), by writing 0 to CR0[15]. When CR0[15] is cleared to 0, the device enters the DPD mode within t<sub>DPDIN</sub> time and all refresh operations stop. The data in RAM is lost, (becomes invalid without refresh) during DPD mode. The next access to the device driving CS# LOW then HIGH, POR, or a reset will cause the device to exit DPD mode. Returning to Standby mode requires t<sub>DPDOUT</sub> time. For additional details see [Section 6.1.3, Deep Power Down on page 27](#page-26-1).

**Note**: The Deep Power Down option is not supported in 128-Mb dual-die stack.

### **5.2.2 Configuration Register 1**

Configuration Register 1 (CR1) is used to define the distributed refresh interval for this HyperRAM device. The core DRAM array requires periodic refresh of all bits in the array. This can be done by the host system by reading or writing a location in each row within a specified time limit. The read or write access copies a row of bits to an internal buffer. At the end of the access the bits in the buffer are written back to the row in memory, thereby recharging (refreshing) the bits in the row of DRAM memory cells.

However, the host system generally has better things to do than to periodically read every row in memory and keep track that each row is visited within the required refresh interval for the entire memory array. HyperRAM devices include self-refresh logic that will refresh rows automatically so that the host system is relieved of the need to refresh the memory. The automatic refresh of a row can only be done when the memory is not being actively read or written by the host system. The refresh logic waits for the end of any active read or write before doing a refresh, if a refresh is needed at that time. If a new read or write begins before the refresh is completed, the memory will drive RWDS HIGH during the Command-Address period to indicate that an additional initial latency time is required at the start of the new access in order to allow the refresh operation to complete before starting the new access.

The required refresh interval for the entire memory array varies with temperature as shown in [Table 12, Array Refresh Interval per](#page-24-0) [Temperature on page 25](#page-24-0). This is the time within which all rows must be refreshed. Refresh of all rows could be done as a single batch of accesses at the beginning of each interval, in groups (burst refresh) of several rows at a time, spread throughout each interval, or as single row refreshes evenly distributed throughout the interval. The self-refresh logic distributes single row refresh operations throughout the interval so that the memory is not busy doing a burst of refresh operations for a long period, such that the burst refresh would delay host access for a long period.



#### <span id="page-24-0"></span>**Table 12. Array Refresh Interval per Temperature**



#### **Table 13. Configuration Register 1 Bit Assignments**



The distributed refresh method requires that the host does not do burst transactions that are so long as to prevent the memory from doing the distributed refreshes when they are needed. This sets an upper limit on the length of read and write transactions so that the refresh logic can insert a refresh between transactions. This limit is called the CS# LOW maximum time (t<sub>CMS</sub>). The t<sub>CMS</sub> value is determined by the array refresh interval divided by the number of rows in the array, then reducing this calculation by half to ensure that a distributed refresh interval cannot be entirely missed by a maximum length host access starting immediately before a distributed refresh is needed. Because t<sub>CMS</sub> is set to half the required distributed refresh interval, any series of maximum length host accesses that delay refresh operations will be catching up on refresh operations at twice the rate required by the refresh interval divided by the number of rows.

The host system is required to respect the t<sub>CMS</sub> value by ending each transaction before violating t<sub>CMS</sub>. This can be done by host memory controller logic splitting long transactions when reaching the t<sub>CMS</sub> limit, or by host system hardware or software not performing a single read or write transaction that would be longer than t<sub>CMS</sub>.

As noted in [Table 12 on page 25](#page-24-0) the array refresh interval is longer at lower temperatures such that t<sub>CMS</sub> could be increased to allow longer transactions. The host system can either use the t<sub>CMS</sub> value from the table for the maximum operating temperature or, may determine the current operating temperature from a temperature sensor in the system in order to set a longer distributed refresh interval.

The host system may also effectively increase the t<sub>CMS</sub> value by explicitly taking responsibility for performing all refresh and doing burst refresh reading of multiple sequential rows in order to catch up on distributed refreshes missed by longer transactions.



# <span id="page-25-4"></span><span id="page-25-0"></span>**6. Interface States**

[Table 14](#page-25-3) describes the required value of each signal for each interface state.

#### <span id="page-25-3"></span>**Table 14. Interface States**



**Notes**

<span id="page-25-1"></span>41. Writes without initial latency (with zero initial latency), do not have a turn around period for RWDS. The HyperRAM device will always drive RWDS during the<br>Command-Address period to indicate whether extended latency i

<span id="page-25-2"></span>42. Active Clock Stop is described in [Section 6.1.2, Active Clock Stop on page 27](#page-26-2). DPD is described in [Section 6.1.3, Deep Power Down on page 27](#page-26-1).

#### **Legend**

 $L = V_{IL}$  $H = V_{\parallel H}$  $X =$  either  $V_{II}$  or  $V_{IH}$  $L/H =$  rising edge H/L = falling edge

T = Toggling during information transfer

Idle = CK is LOW and CK# is HIGH.

Valid = all bus signals have stable L or H level



# <span id="page-26-0"></span>**6.1 Power Conservation Modes**

### **6.1.1 Interface Standby**

Standby is the default, low-power, state for the interface while the device is not selected by the host for data transfer (CS#= HIGH). All inputs, and outputs other than CS# and RESET# are ignored in this state.

### <span id="page-26-2"></span>**6.1.2 Active Clock Stop**

The Active Clock Stop mode reduces device interface energy consumption to the  $I_{CC6}$  level during the data transfer portion of a read or write operation. The device automatically enables this mode when clock remains stable for  $t_{ACC}$  + 30 ns. While in Active Clock Stop mode, read data is latched and always driven onto the data bus.  $I_{CC6}$  shown in [Section 7.4, DC Characteristics on page 30.](#page-29-0)

Active Clock Stop mode helps reduce current consumption when the host system clock has stopped to pause the data transfer. Even though CS# may be LOW throughout these extended data transfer cycles, the memory device host interface will go into the Active Clock Stop current level at  $t_{ACC}$  + 30 ns. This allows the device to transition into a lower current mode if the data transfer is stalled. Active read or write current will resume once the data transfer is restarted with a toggling clock. The Active Clock Stop mode must not be used in violation of the t<sub>CSM</sub> limit. CS# must go HIGH before t<sub>CSM</sub> is violated.

### <span id="page-26-1"></span>**6.1.3 Deep Power Down**

In the Deep Power Down (DPD) mode, current consumption is driven to the lowest possible level ( $i_{DPD}$ ). DPD mode is entered by writing a 0 to CR0[15]. The device reduces power within  $t_{DPDIN}$  time and all refresh operations stop. The data in Memory Space is lost, (becomes invalid without refresh) during DPD mode. The next access to the device, driving CS# LOW then HIGH, will cause the device to exit DPD mode. A read or write transaction used to drive CS# LOW then HIGH to exit DPD mode is a dummy transaction that is ignored by the device. Also, POR, or a hardware reset will cause the device to exit DPD mode. Only the CS# and RESET# signals are monitored during DPD mode. Returning to Standby mode following a dummy transaction or reset requires t<sub>DPDOUT</sub> time. Returning to Standby mode following a POR requires t<sub>VCS</sub> time, as with any other POR. Following the exit from DPD due to any of these events, the device is in the same state as following POR.

**Table 15. Deep Power Down Timing Parameters**

<b>Parameter</b>	<b>Description</b>	Min	Max	Unit
<b>IDPDIN</b>	Deep Power Down CR0[15]=0 register write to DPD power level	10		us
<b>IDPDCSL</b>	Length of CS# LOW period to cause an exit from Deep Power Down	200		ns
<b>IDPDOUT</b>	<b>CS# LOW then HIGH to Standby wakeup time</b>	-	150	us



### **Figure 14. Deep Power Down Entry Timing**

#### **Notes**

43. The Deep Power Down option is not supported in 128-Mb dual-die stack.



# <span id="page-27-6"></span><span id="page-27-0"></span>**7. Electrical Specifications**

## <span id="page-27-1"></span>**7.1 Absolute Maximum Ratings**



### **7.1.1 Input Signal Overshoot**

<span id="page-27-3"></span>During DC conditions, input or I/O signals should remain equal to or between V<sub>SS</sub> and V<sub>DD</sub>. During voltage transitions, inputs or I/Os may negative overshoot V<sub>SS</sub> to  $-1.0$ V or positive overshoot to V<sub>DD</sub> +1.0V, for periods up to 20 ns.

### **Figure 16. Maximum Negative Overshoot Waveform**



### **Figure 17. Maximum Positive Overshoot Waveform**

<span id="page-27-4"></span>

- <span id="page-27-2"></span>44. Minimum DC voltage on input or I/O signal is -1.0V. During voltage transitions, input or I/O signals may undershoot V<sub>SS</sub> to -1.0V for periods of up to 20 ns. See [Figure 16.](#page-27-3) Maximum DC voltage on input or I/O signals is V<sub>CC</sub> +1.0V. During voltage transitions, input or I/O signals may overshoot to V<sub>CC</sub> +1.0V for periods up to<br>20 ns. See [Figure 17.](#page-27-4)
- <span id="page-27-5"></span>
- 45. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.<br>46. Stresses above those listed under [Absolute Maximum Ratings](#page-27-1) may cause permanent damage device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



# <span id="page-28-0"></span>**7.2 Latchup Characteristics**

**Table 7.1** Latchup Specification[[47\]](#page-28-2)



**Note**

<span id="page-28-4"></span><span id="page-28-2"></span>47. Excludes power supplies V $_{\rm CC}$ V $_{\rm CC}$ Q. Test conditions: V $_{\rm CC}$  = V $_{\rm CC}$ Q = 1.8 V, one connection at a time tested, connections not being tested are at V<sub>SS</sub>.

# <span id="page-28-1"></span>**7.3 Operating Ranges**

<span id="page-28-3"></span>Operating ranges define those limits between which the functionality of the device is guaranteed.

# **7.3.1 Temperature Ranges**



### **7.3.2 Power Supply Voltages**





# <span id="page-29-3"></span><span id="page-29-0"></span>**7.4 DC Characteristics**

### <span id="page-29-4"></span>**Table 16. DC Characteristics (CMOS Compatible)**



**Notes**

<span id="page-29-2"></span><span id="page-29-1"></span>48. Not 100% tested.<br>49. RESET# LOW initiates exits from DPD mode and initiates the draw of I<sub>CC5</sub> reset current, making I<sub>LI</sub> during Reset# LOW insignificant.



### **Table 16. DC Characteristics (CMOS Compatible)** (Continued)



**Notes**

48. Not 100% tested.

<span id="page-30-8"></span>49. RESET# LOW initiates exits from DPD mode and initiates the draw of  $I_{CC5}$  reset current, making  $I_{LI}$  during Reset# LOW insignificant.

### <span id="page-30-6"></span>**7.4.1 HIGHCapacitance Characteristics**

**Table 7.2** 1.8 V Capacitive Characteristics<sup>[[50,](#page-30-0) [51](#page-30-1), [52](#page-30-2)]</sup>



**Notes**

<span id="page-30-0"></span>50. These values are guaranteed by design and are tested on a sample basis only.

<span id="page-30-1"></span>51. Contact capacitance is measured according to JEP147 procedure for measuring capacitance using a vector network analyzer. V<sub>CC,</sub> V<sub>CC</sub>Q are applied and all other signals (except the signal under test) floating. DQ's should be in the HI-Z state.

<span id="page-30-2"></span>52. Note that the capacitance values for the CK, CK#, RWDS and DQx signals must have similar capacitance values to allow for signal propagation time matching in the system. The capacitance value for CS# is not as critical because there are no critical timings between CS# going active (LOW) and data being presented on the DQs bus.

<span id="page-30-7"></span>Table 7.3 3.0 V Capacitive Characteristics<sup>[[53,](#page-30-3) [54](#page-30-4), [55](#page-30-5)]</sup>

		64 Mb		128 Mb		
<b>Description</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	Min	<b>Max</b>	Unit
Input Capacitance (CK, CS#)			4.5			pF
<b>Output Capacitance (RWDS)</b>	CO					рF
IO Capacitance (DQx)	CIO					рF
IO Capacitance Delta (DQx)	CIOD		0.5			рF

**Notes**

<span id="page-30-3"></span>53. These values are guaranteed by design and are tested on a sample basis only.

<span id="page-30-4"></span>54. Contact capacitance is measured according to JEP147 procedure for measuring capacitance using a vector network analyzer. V<sub>CC,</sub> V<sub>CC</sub>Q are applied and all other<br>signals (except the signal under test) floating. DQ's sho

<span id="page-30-5"></span>55. The capacitance values for the CK, RWDS and DQx signals must have similar capacitance values to allow for signal propagation time matching in the system. The<br>capacitance value for CS# is not as critical because there a



# <span id="page-31-0"></span>**7.5 Power-Up Initialization**

HyperRAM products include an on-chip voltage sensor used to launch the power-up initialization process. V<sub>CC</sub> and V<sub>CC</sub>Q must be applied simultaneously. When the power supply reaches a stable level at or above  $V_{CC}(min)$ , the device will require t<sub>VCS</sub> time to complete its self-initialization process.

The device must not be selected during power-up. CS# must follow the voltage applied on  $V_{CC}Q$  until  $V_{CC}$  (min) is reached during power-up, and then CS# must remain HIGH for a further delay of t<sub>VCS</sub>. A simple pull-up resistor from V<sub>CC</sub>Q to Chip Select (CS#) can be used to insure safe and proper power-up.

If RESET# is LOW during power up, the device delays start of the t<sub>VCS</sub> period until RESET# is HIGH. The t<sub>VCS</sub> period is used primarily to perform refresh operations on the DRAM array to initialize it.

When initialization is complete, the device is ready for normal operation.









**Notes**

<span id="page-31-1"></span>56. Bus transactions (read and write) are not allowed during the power-up reset time (t<sub>VCS</sub>).

<span id="page-31-2"></span>57.  $V_{CC}Q$  must be the same voltage as  $V_{CC}$ .

<span id="page-31-3"></span>58.  $V_{CC}$  ramp rate may be non-linear.



# <span id="page-32-0"></span>**7.6 Power Down**

HyperRAM devices are considered to be powered-off when the core power supply (V<sub>CC</sub>) drops below the V<sub>CC</sub> Lock-Out voltage (V<sub>LKO</sub>). During a power supply transition down to the V<sub>SS</sub> level, V<sub>CC</sub>Q should remain less than or equal to V<sub>CC</sub>. At the V<sub>LKO</sub> level, the HyperRAM device will have lost configuration or array data.

 $V_{CC}$  must always be greater than or equal to  $V_{CC}Q$  ( $V_{CC} \geq V_{CC}Q$ ).

During Power-Down or voltage drops below V<sub>LKO</sub>, the core power supply voltages must also drop below V<sub>CC</sub> Reset (V<sub>RST</sub>) for a Power Down period (t<sub>PD</sub>) for the part to initialize correctly when the power supply again rises to V<sub>CC</sub> minimum. See [Figure 20.](#page-32-1)

<span id="page-32-1"></span>If during a voltage drop the V<sub>CC</sub> stays above V<sub>LKO</sub> the part will stay initialized and will work correctly when V<sub>CC</sub> is again above V<sub>CC</sub> minimum. If V<sub>CC</sub> does not go below and remain below V<sub>RST</sub> for greater than t<sub>PD</sub>, then there is no assurance that the POR process will be performed. In this case, a hardware reset will be required ensure the HyperBus device is properly initialized.





The following section describes HyperRAM device dependent aspects of power down specifications.

### **Table 18. 1.8 V Power-Down Voltage and Timing**[[59\]](#page-32-3)



**Note**

<span id="page-32-3"></span>59.  $V_{CC}$  ramp rate can be non-linear.

#### **Table 19. 3.0 V Power-Down Voltage and Timing**[[60\]](#page-32-2)



**Note**

<span id="page-32-2"></span>60.  $V_{CC}$  ramp rate can be non-linear.



# <span id="page-33-0"></span>**7.7 Hardware Reset**

The RESET# input provides a hardware method of returning the device to the standby state.

During t<sub>RPH</sub> the device will draw I<sub>CC5</sub> current. If RESET# continues to be held LOW beyond t<sub>RPH</sub>, the device draws CMOS standby current ( $I_{CC4}$ ). While RESET# is LOW (during  $t_{RP}$ ), and during  $t_{RPH}$ , bus transactions are not allowed.

A hardware reset will:

- cause the configuration registers to return to their default values,
- halt self-refresh operation while RESET# is LOW,
- and force the device to exit the Deep Power Down state.

After RESET# returns HIGH, the self-refresh operation will resume. Because self-refresh operation is stopped during RESET# LOW, and the self-refresh row counter is reset to its default value, some rows may not be refreshed within the required array refresh interval per [Table 12 on page 25](#page-24-0). This may result in the loss of DRAM array data during or immediately following a hardware reset. The host system should assume DRAM array data is lost after a hardware reset and reload any required data.





#### **Table 20. Power Up and Reset Parameters**





# <span id="page-34-6"></span><span id="page-34-0"></span>**8. Timing Specifications**

The following section describes HyperRAM device dependent aspects of timing specifications.

# <span id="page-34-1"></span>**8.1 Key to Switching Waveforms**



# <span id="page-34-2"></span>**8.2 AC Test Conditions**

**Figure 22. Test Setup**



### **Table 21. Test Specification**[[63\]](#page-34-4)



#### **Notes**

<span id="page-34-3"></span>62. All AC timings assume an input slew rate of 2V/ns. CK/CK# differential slew rate of at least 4V/ns.<br>63. Input and output timing is referenced to V<sub>CC</sub>Q/2 or to the crossing of CK/CK#.

<span id="page-34-4"></span>





**Note**

<span id="page-34-5"></span>61. Input timings for the differential CK/CK# pair are measured from clock crossings.



# <span id="page-35-2"></span><span id="page-35-0"></span>**8.3 AC Characteristics**

### <span id="page-35-3"></span>**8.3.1 Read Transactions**

### <span id="page-35-1"></span>**Table 22. HyperRAM Specific 1.8 V Read Timing Parameters**





#### <span id="page-36-1"></span><span id="page-36-0"></span>**Table 23. HyperRAM Specific 3.0 V Read Timing Parameters**



<span id="page-36-2"></span>



### <span id="page-37-2"></span>**8.3.2 Write Transactions**

### **Table 24. 1.8 V Write Timing Parameters**



#### <span id="page-37-1"></span>**Table 25. 3.0 V Write Timing Parameters**



#### **Note**

64. Refer to [Table 23](#page-36-0) for parameters that are shown in the timing diagram but not listed in this table.



#### <span id="page-37-0"></span>**Figure 25. Write Timing Diagram — No Additional Latency**



# <span id="page-38-4"></span><span id="page-38-0"></span>**9. Physical Interface**

# <span id="page-38-1"></span>**9.1 FBGA 24-Ball 5 x 5 Array Footprint**

HyperRAM devices are provided in Fortified Ball Grid Array (FBGA), 1 mm pitch, 24-ball, 5 x 5 ball array footprint, with 6mm x 8mm body.

**Figure 26. 24-Ball FBGA, 6 x 8 mm, 5x5 Ball Footprint, Top View**[\[65](#page-38-2), [66\]](#page-38-3)



**Notes**

<span id="page-38-3"></span><span id="page-38-2"></span>65. B1 is assigned to CK# on the 1.8 V device. 66. B1 is a RFU on the 3.0 V device.



## <span id="page-39-2"></span><span id="page-39-0"></span>**9.2 Physical Diagrams**

### **9.2.1 Fortified Ball Grid Array 24-ball 6 x 8 x 1.0 mm (VAA024)**

<span id="page-39-1"></span>



# <span id="page-40-0"></span>**10. DDR Center Aligned Read Strobe (DCARS) Functionality**

The HyperRAM device offers an optional feature that enables independent skewing (phase shifting) of the RWDS signal with respect to the read data outputs. This feature is provided in certain devices, based on the Ordering Part Number (OPN).

When the DDR Center Aligned Read Strobe (DCARS) feature is provided, a second differential Phase Shifted Clock input PSC/PSC# is used as the reference for RWDS edges instead of CK/CK#. The second clock is generally a copy of CK/CK# that is phase shifted 90 degrees to place the RWDS edges centered within the DQ signals valid data window. However, other degrees of phase shift between CK/CK# and PSC/PSC# may be used to optimize the position of RWDS edges within the DQ signals valid data window so that RWDS provides the desired amount of data setup and hold time in relation to RWDS edges.

PSC/PSC# is not used during a write transaction. PSC and PSC# may be driven LOW and HIGH respectively or, both may be driven LOW during write transactions.

The PSC/PSC# differential clock is used only in HyperBus devices with 1.8 V nominal core and I/O voltage. HyperBus devices with 3 V nominal core and I/O voltage use only PSC as a single-ended clock.

# <span id="page-40-2"></span><span id="page-40-1"></span>**10.1 HyperRAM Products with DCARS Signal Descriptions**

**Figure 27. HyperBus Product with DCARS Signal Diagram**



### **Table 26. Signal Descriptions**





## <span id="page-41-0"></span>**10.2 HyperRAM Products with DCARS — FBGA 24-ball, 5 x 5 Array Footprint**

**Figure 28. 24-ball FBGA, 5 x 5 Ball Footprint, Top View**[\[67](#page-41-2), [68](#page-41-3)]



## <span id="page-41-1"></span>**10.3 HyperRAM Memory with DCARS Timing**

The illustrations and parameters shown here are only those needed to define the DCARS feature and show the relationship between the Phase Shifted Clock, RWDS, and data.





- <span id="page-41-2"></span>67. B1 is an RFU on the 3.0 V device and is assigned to CK# on the 1.8 V device.
- <span id="page-41-3"></span>68. C5 is an RFU on the 3.0 V device and is assigned to PSC# on the 1.8 V device.
- <span id="page-41-4"></span>69. Transactions must be initiated with CK = LOW and CK# = HIGH. CS# must return HIGH before a new transaction is initiated.
- <span id="page-41-5"></span>70. CK# and PSC# are only used on the 1.8 V device. The 3 V device uses a single ended CK and PSC input.
- <span id="page-41-6"></span>71. The memory drives RWDS during read transactions.
- <span id="page-41-7"></span>72. This example demonstrates a latency code setting of four clocks and no additional initial latency required.



#### **Figure 30. DCARS Data Valid Timing**[\[73](#page-42-0), [74](#page-42-1), [75,](#page-42-2) [76](#page-42-3)]



RWDS and Data are driven by the memory

#### **Table 27. DCARS Read Timings (3.0 V)**[\[77](#page-42-4)]



**Note**

<span id="page-42-4"></span>77. Sampled, not 100% tested.

#### **Table 28. DCARS Read Timings (1.8 V)**[\[78](#page-42-5)]



**Note**

<span id="page-42-5"></span>78. Sampled, not 100% tested.

**Notes**

- <span id="page-42-0"></span>73. This figure shows a closer view of the data transfer portion of [Figure 27 on page 41](#page-40-2) in order to more clearly show the Data Valid period as affected by clock jitter and clock to output delay uncertainty.
- <span id="page-42-1"></span>74. CK# and PSC# are only used on the 1.8 V device. The 3 V device uses a single ended CK and PSC input.

<span id="page-42-2"></span>75. The delay (phase shift) from CK to PSC is controlled by the HyperBus master interface (Host) and is generally between 40 and 140 degrees in order to place the Rynch State in the of data to RWDS edge within the data set

<span id="page-42-3"></span>76. The HyperBus timing parameters of t<sub>CKD</sub>, and t<sub>CKDI</sub> define the beginning and end position of the data valid period. The t<sub>CKD</sub> and t<sub>CKDI</sub> values track together (vary by<br>the same ratio) because RWDS and Data are out



# <span id="page-43-2"></span><span id="page-43-0"></span>**11. Ordering Information**

# <span id="page-43-3"></span><span id="page-43-1"></span>**11.1 Ordering Part Number**

The ordering part number is formed by a valid combination of the following:



Cypress Memory 3.0 V-only, HyperRAM Self-refresh DRAM



# <span id="page-44-1"></span><span id="page-44-0"></span>**11.2 Valid Combinations**

The Recommended Combinations table lists configurations planned to be available in volume. The table below will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.



### <span id="page-44-2"></span>**Table 29. Valid Combinations — Standard**



### <span id="page-45-0"></span>**Table 30. Valid Combinations — DCARS**





# <span id="page-46-1"></span><span id="page-46-0"></span>**11.3 Valid Combinations — Automotive Grade / AEC-Q100**

The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.



#### <span id="page-46-2"></span>**Table 31. Valid Combinations — Automotive Grade / AEC-Q100**



### <span id="page-47-0"></span>**Table 32. Valid Combinations — DCARS Automotive Grade / AEC-Q100**





# <span id="page-48-0"></span>**12. Revision History**





#### **Document Title: S27KL0641/S27KS0641/S70KL1281/S70KS1281, 3.0 V/1.8 V, 64 Mb (8 MB)/128 Mb (16 MB), HyperRAM™ Self-Refresh DRAM Document Number: 001-97964**





### <span id="page-50-1"></span><span id="page-50-0"></span>**Sales, Solutions, and Legal Information**

### <span id="page-50-2"></span>**Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

### <span id="page-50-3"></span>**[Products](http://www.cypress.com/go/products)**



### <span id="page-50-4"></span>**[PSoC](http://www.cypress.com/psoc)® [Solutions](http://www.cypress.com/psoc)**

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) [PSoC 6 MCU](http://cypress.com/psoc6)

### <span id="page-50-5"></span>**[Cypress Developer Community](http://www.cypress.com/cdc)**

[Community |](https://community.cypress.com/welcome) [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

#### <span id="page-50-6"></span>**[Technical Support](http://www.cypress.com/support)**

[cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries<br>worldwide. Cypress res intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to<br>modify and reproduce t (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation<br>of the Software is pr

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any<br>liability arising out of code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons<br>systems, nuclear instal management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you<br>shall and hereby do and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in<br>the United States and other countries



info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9