Combination Power Factor Correction and Quasi-Resonant Flyback Controllers for LED Lighting

This combination IC integrates power factor correction (PFC) and quasi−resonant flyback functionality necessary to implement a compact and highly efficient LED driver for high performance LED lighting applications.

The PFC stage utilizes a proprietary multiplier architecture to achieve low harmonic distortion and near−unity power factor while operating in a Critical Conduction Mode (CrM). The circuit incorporates all the features necessary for building a robust and compact PFC stage while minimizing the number of external components.

The quasi−resonant current−mode flyback stage features a proprietary valley−lockout circuitry, ensuring stable valley switching. This system works down to the $4th$ valley and toggles to a frequency foldback mode with a minimum frequency clamp beyond the $4th$ valley to eliminate audible noise. Skip mode operation allows excellent efficiency in light load conditions while consuming very low standby power consumption.

Common General Features

- Wide V_{CC} Range from 9 V to 30 V with Built–in Overvoltage Protection
- High−Voltage Startup Circuit
- Integrated High−Voltage Brown−Out Detector
- Fault Input for Severe Fault Conditions, NTC Compatible (Latch and Auto−Recovery Options)
- 0.5 A / 0.8 A Source / Sink Gate Drivers
- Internal Temperature Shutdown

PFC Controller Features

- Critical Conduction Mode with a Multiplier
- Accurate Overvoltage Protection
- Optional Bi−Level Line−Dependent Output Voltage (2:1 / 1.77:1 Versions)
- Fast Line / Load Transient Compensation
- Boost Diode Short−Circuit Protection
- Feed−Forward for Improved Operation across Line and Load
- Adjustable PFC Disable Threshold Based on Output Power

QR Flyback Controller Features

- Valley Switching Operation with Valley−Lockout for Noise−Free Operation
- Frequency Foldback with Minimum Frequency Clamp for Highest Performance in Standby Mode

ON Semiconductor®

www.onsemi.com

SOIC−16 NB MISSING PIN 2 CASE 751DT

ORDERING INFORMATION

See detailed ordering and shipping information on page [31](#page-30-0) of this data sheet.

- Minimum Frequency Clamp Eliminates Audible Noise
- Timer−Based Overload Protection (Latched or Auto−Recovery options)
- Adjustable Overpower Protection
- Winding and Output Diode Short−Circuit Protection
- 4 ms Soft−Start Timer
- These are Pb−Free Devices

Typical Applications

- High Power LED Drivers
- Commercial LED ballasts
- LED Signage Power Supplies
- Adapters
- Open Frame Power Supplies
- LED Electronic Control Gear

NCL30030

Table 1. PIN FUNCTION DESCRIPTION

Table 2. NCL30030 DEVICE OPTIONS

*Please contact local sales representative for availability

Table 3. MAXIMUM RATINGS (Notes [1](#page-5-0) through [6](#page-5-0))

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

[1.](#page-5-0) V_{PCS/PZCD(MAX)} is the maximum voltage of the pin shown in the electrical table. When the voltage on this pin exceeds 5 V, the pin sinks a current equal to (V_{PCS/PZCD} - 5 V)/(2 kΩ). A V_{PSC/PZCD} of 7 V generates a sink current of approximately 1 mA.

[2.](#page-5-0) Maximum driver voltage is limited by the driver clamp voltage, $V_{XDRV(hiqh2)}$, when V_{CC} exceeds the driver clamp voltage. Otherwise, the maximum driver voltage is V_{CC} .

[3.](#page-5-0) Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

[4.](#page-5-0) This device contains Latch−up protection and has been tested per JEDEC JESD78D, Class I and exceeds +100/−100 mA.

[5.](#page-5-0) Low Conductivity Board. As mounted on 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC51−1 conductivity test PCB. Test conditions were under natural convection of zero air flow.

[6.](#page-5-0) Pin 1 is rated to the maximum voltage of the part, or 700 V.

Table [3.](#page-4-0) MAXIMUM RATINGS (Notes 1 through 6)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. VPCS/PZCD(MAX) is the maximum voltage of the pin shown in the electrical table. When the voltage on this pin exceeds 5 V, the pin sinks a current equal to (V_{PCS/PZCD} − 5 V)/(2 kΩ). A V_{PSC/PZCD} of 7 V generates a sink current of approximately 1 mA.
- 2. Maximum driver voltage is limited by the driver clamp voltage, $V_{XDRV(hiah2)}$, when V_{CC} exceeds the driver clamp voltage. Otherwise,
- the maximum driver voltage is V_{CC}.
3. Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.
- 4. This device contains Latch−up protection and has been tested per JEDEC JESD78D, Class I and exceeds +100/−100 mA.
- 5. Low Conductivity Board. As mounted on 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC51−1 conductivity test PCB. Test conditions were under natural convection of zero air flow.
- 6. Pin 1 is rated to the maximum voltage of the part, or 700 V.

7. NTC with $R_{110} = 8.8 \text{ k}\Omega$ (TTC03-474)]

THERMAL PROTECTION

DETAILED OPERATING DESCRIPTION

INTRODUCTION

The NCL30030 is a combination critical mode (CrM) power factor correction (PFC) and quasi−resonant (QR) flyback controller optimized for high performance LED driver applications.

HIGH VOLTAGE STARTUP CIRCUIT

The NCL30030 integrates a high voltage startup circuit accessible by the BO/HV pin. The BO/HV input is also used for monitoring the ac line voltage and detecting brown−out faults. The startup circuit is rated at a maximum voltage of 700 V to support higher voltages used in commercial lighting such as 277 and 347 VAC.

A startup regulator consists of a constant current source that supplies current from the ac input terminals (V_{in}) to the supply capacitor on the V_{CC} pin (C_{CC}). The startup circuit current ($I_{start2A}$) is typically 3.75 mA. $I_{start2A}$ is disabled if the VCC pin is below $V_{CC(inhibit)}$. In this condition the startup current is reduced to $I_{start1A}$, typically 0.5 mA. The internal high voltage startup circuit eliminates the need for external startup components. In addition, the startup regulator helps increase the system efficiency as it uses negligible power in the normal operation mode.

Once C_{CC} is charged to the startup threshold, $V_{CC(on)}$, typically 17 V, the startup regulator is disabled and the controller is enabled. The startup regulator will remain disabled until V_{CC} falls below the minimum operating voltage threshold, V_{CC(off)}, typically 8.8 V. Once reached, the PFC and flyback controllers are disabled reducing the bias current consumption of the IC. The startup circuit is then are then enabled allowing V_{CC} to charge back up.

A dedicated comparator monitors V_{CC} when the QR stage is enabled and latches off the controller if V_{CC} exceeds $V_{\text{CC(OVP)}}$, typically 28 V.

The controller is disabled once a fault is detected. The controller will restart the next time V_{CC} reaches $V_{CC(on)}$ and all non−latching faults have been removed.

The supply capacitor provides power to the controller during power up. The capacitor must be sized such that a V_{CC} voltage greater than $V_{CC(off)}$ is maintained while the auxiliary supply voltage is building up. Otherwise, V_{CC} will collapse and the controller will turn off. The operating IC bias current, I_{CC4} , and gate charge load at the drive outputs

must be considered to correctly size C_{CC} . The increase in current consumption due to external gate charge is calculated using Equation 1.

$$
I_{CC(gatecharge)} = f \cdot Q_G
$$
 (eq. 1)

where f is the operating frequency and Q_G is the gate charge of the external MOSFETs.

LINE VOLTAGE SENSE

The BO/HV pin provides access to the brown−out and line voltage detectors. The brown−out detector detects mains interruptions and the line voltage detector determines the presence of either 120 V or 230 V ac mains. Depending on the detected input voltage range device parameters are internally adjusted to optimize the system performance.

This pin can connect after the rectifier bridge to achieve full wave rectification as shown in Figure 3. A diode is used to prevent the pin from going below ground. A low value resistor in series with the BO/HV pin can be used for protection. A low value resistor is needed to reduce the voltage offset while sensing the line voltage.

Figure 3. Brown−out and Line Voltage Detectors Configuration

The flyback stage is enabled once $V_{\text{BO/HV}}$ is above the brown–out threshold, V_{BO(start)}, typically 111 V, and V_{CC} reaches $V_{CC(on)}$. The high voltage startup is immediately enabled when the voltage on $V_{\text{BO/HV}}$ crosses over the brown–out start threshold, $V_{BO(stat)}$ to ensure that device is enabled quickly upon exiting a brown−out state. Figure [4](#page-12-0) shows typical power up waveforms.

Figure 4. Startup Timing Diagram

A timer is enabled once $V_{\text{BO/HV}}$ drops below its stop threshold, $V_{BO(stop)}$, typically 101 V. If the timer, t_{BO}, expires the device will begin monitoring the voltage on $V_{\text{BO/HV}}$ and disable the PFC and flyback stages when that voltage is below the Brown−out Drive Disable threshold, $V_{\text{BO(DRV}}$ disable), typically 30 V. This ensures that device switching is stopped in a low energy state which minimizes inductive voltage kick from the EMI components and ac mains. The timer, t_{BO} , typically 54 ms, is set long enough to ignore a single cycle drop−out.

LINE VOLTAGE DETECTOR

The input voltage range is detected based on the peak voltage measured at the BO/HV pin. Discrete values are selected for the PFC stage gain (feedforward) depending on the input voltage range. The controller compares $V_{\text{BO/HV}}$ to an internal line select threshold, $V_{BO(lineselect)}$, typically 240 V. Once V_{BO/HV} exceeds V_{BO(lineselect)}, the PFC stage operates in "high line" (Commercial US − 277 Vac) or "230 Vac" mode. In high line mode the maximum on time is reduced by a factor of 3, resulting in a maximum output power independent of input voltage.

The default power−up mode of the controller is low line. The controller switches to "high line" mode if $V_{\text{BO/HV}}$ exceeds the line select threshold for longer than the low to high line timer, $t_{\text{(low to high line)}}$, typically 300 μ s, as long as it was not previously in high line mode. If the controller has switched from "high line" to "low line" mode, the low to high line timer, $t_{\text{(low to high line)}}$, is inhibited until $V_{\text{BO/HV}}$ falls below $V_{BO(stop)}$. This prevents the controller from toggling back to "high line" until at least one $V_{BO(stop)}$ transition has occurred. The timer and logic is included to prevent unwanted noise from toggling the operating line level.

In "high line" mode the high to low line timer, $t_{\text{(high to low)}}$ $line$, (typically 54 ms) is enabled once $V_{BO/HV}$ falls below $V_{\text{BO(lineselect)}}$. It is reset once $V_{\text{BO/HV}}$ exceeds VBO(lineselect). The controller switches back to "low line" mode if the high to low line timer expires.

Figure 5. Line Detector Waveforms

FAULT INPUT

The NCL30030 includes a dedicated fault input accessible via the Fault pin. The controller will enter triple hiccup mode when the pin is pulled above the upper fault threshold, $V_{Fault(OVP)}$, typically 3.0 V. The controller is disabled if the Fault pin voltage, V_{Fault} , is pulled below the lower fault threshold, $V_{\text{Fault(OTP in)}}$, typically 0.4 V. The lower threshold is normally used for detecting an overtemperature fault. The controller operates normally while the Fault pin voltage is maintained within the upper and lower fault thresholds. Figure 6 shows the architecture of the Fault input.

The lower fault threshold is intended to be used to detect an overtemperature fault using an NTC thermistor. A pull up current source $I_{\text{Fault(OTP)}}$, (typically 45.5 µA) generates a voltage drop across the thermistor. The resistance of the NTC thermistor decreases at higher temperatures resulting in a lower voltage across the thermistor. The controller detects a fault once the thermistor voltage drops below V_{Fault(OTP} in). Part option A latches off the controller after an overtemperature fault is detected. For part option B the controller is re−enabled once the fault is removed such that V_{Fault} increases above $V_{\text{Fault(OTP_out)}}$ and V_{CC} reaches $V_{CC(0n)}$. Figure [7](#page-15-0) shows typical waveforms related to the latch option where as Figure [8](#page-15-0) shows waveforms of the auto−recovery option.

An active clamp prevents the Fault pin voltage from reaching the upper latch threshold if the pin is open. To reach the upper threshold, the external pull−up current has to be higher than the pull−down capability of the clamp (set by $R_{\text{Fault}(\text{clamp})}$ at $V_{\text{Fault}(\text{clamp})}$). The upper fault threshold is intended to be used for an overvoltage fault using a Zener diode and a resistor in series from the auxiliary winding voltage, VAUX. The controller goes into a triple hiccup once VFault exceeds VFault(OVP).

The Fault input signal is filtered to prevent noise from triggering the fault detectors. Upper and lower fault detector blanking delays, t_{delay(Fault_OVP)} and t_{delay(Fault_OTP)} are both typically $30 \mu s$. A fault is detected if the fault condition is asserted for a period longer than the blanking delay.

A bypass capacitor is usually connected between the Fault and GND pins and it will take some time for V_{Fault} to reach its steady state value once $I_{\text{Fault(OTP)}}$ is enabled. Therefore, a lower fault (i.e. overtemperature) is ignored during soft–start. In Option B, I_{Fault(OTP)} remains enabled while the lower fault is present independent of V_{CC} in order to provide temperature hysteresis. The upper OVP fault detection is enabled and remains active as long as the QR flyback is enabled.

Once the controller is latched, it is reset if a brown−out condition is detected or if V_{CC} is cycled down to its reset level, $V_{CC(reset)}$. In the typical application these conditions occur only if the ac voltage is removed from the system. Prior to reaching $V_{CC(reset)}$, $V_{fault(clamp)}$ is set at 0 V.

Figure 6. Fault Detection Schematic

Figure 8. OTP Auto−Recovery Timing Diagram

QR FLYBACK VALLEY LOCKOUT

The NCL30030 integrates a quasi−resonant (QR) flyback controller. The power switch turn−off of the QR converter is determined by the peak current set by the feedback loop. The switch turn−on is determined by the transformer demagnetization. The demagnetization is detected by monitoring the transformer auxiliary winding voltage.

Turning on the power switch once the transformer is demagnetized or reset reduces switching losses. Once the transformer is demagnetized, the drain voltage starts ringing at a frequency determined by the transformer magnetizing inductance and the drain lump capacitance eventually settling at the input voltage. A QR controller takes advantage of the drain voltage ringing and turns on the power switch at the drain voltage minimum or "valley" to reduce switching losses and electromagnetic interference (EMI).

The operating frequency of a traditional QR flyback controller is inversely proportional to the system load. That is, a load reduction increases the operating frequency. This traditionally requires a maximum frequency clamp to limit the operating frequency. This causes the controller to become unstable and jump (or hesitate) between two valleys generating audible noise. The NCL30030 incorporates a patent pending valley lockout circuitry to eliminate valley jumping. Once a valley is selected, the controller stays locked in this valley until the output power changes significantly. Like a traditional QR flyback controller, the frequency increases when the load decreases. Once a higher valley is selected the frequency decreases very rapidly. It

will continue to increase if the load is further reduced. This technique extends QR operation over a wider output power range while maintaining good efficiency and limiting the maximum operating frequency. Figure 9 shows a qualitative frequency vs output power relationship.

Figure 10 shows the internal arrangement of the valley detection circuitry. An internal counter increments each time a valley is detected. The operating valley $(1st, 2nd, 3rd)$ or $4th$) is determined by the QFB voltage. As V_{OFB} decreases or increases, the valley comparators toggle one after another to select the proper valley. The activation of an "n" valley comparator blanks the "n−1" or "n+1" valley comparator output depending if VQFB decreases or increases, respectively.

A valley is detected once VQZCD falls below the QR flyback demagnetization threshold, VQZCD(th), typically 55 mV. The controller will switch once the valley is detected or increment the valley counter depending on QFB voltage.

Figure 9. Valley Lockout Frequency vs Output Power Relationship

Figure 11 shows the operating valley versus V_{QFB} . Once a valley is asserted by the valley selection circuitry, the controller is locked in this valley until V_{QFB} decreases or increases such that V_{OFB} reaches the next valley threshold. A decrease in output power causes the controller to switch from "n" to "n+1" valley until reaching the $4th$ valley.

A further reduction of output power causes the controller to enter the voltage control oscillator (VCO) mode once

V_{QFB} falls below V_{HVCOD}. In VCO mode the peak current is set to V_{QILIM1} ^{*}KI_{peak(VCO)} as shown in Figure 12. The operating frequency in VCO mode is adjusted to deliver to required output power.

A hysteresis between valleys provides noise immunity and helps stabilize the valley selection in case of small perturbations on VQFB.

Figure 11. Selected Operating Valley versus V_{QFB}

Figures [13](#page-18-0) through [16](#page-19-0) show drain voltage, V_{OFB} and VQCT simulation waveforms for a reduction in output power. The transitions between $2nd$ to $3rd$, $3rd$ to $4th$ and $4th$ valley to VCO mode are observed without any instabilities or valley jumping.

Figure 13. Operating Mode Transitions Between 2nd to 3rd, 3rd to 4th and 4th Valley to VCO Mode

VCO MODE

The controller enters VCO mode once V_{OFB} falls below V_{HVCOD} and remains in VCO until V_{QFB} exceeds V_{HVCOI}. In VCO mode the peak current is set to V_{OLLIM1} ^{*}I_{peak(VCO)} and the operating frequency is linearly dependent on V_{OFB}. The product of V_{QILIM1} ^{*}I_{peak(VCO)} is typically 12.5%. A minimum frequency clamp, $f_{VCO(MIN)}$, typically 27 kHz, prevents operation in the audible range. Further reduction in output power causes the controller to enter skip operation. The minimum frequency clamp is only enabled when operating in VCO mode.

The VCO mode operating frequency is set by the timing capacitor connected between the QCT and GND pins. This capacitor is charged with a constant current source, I_{OCT} , typically $20 \mu A$.

The capacitor voltage, V_{QCT} , is compared to an internal voltage level, $V_{f(QFB)}$, inversely proportional to V_{QFB} The relationship between and $V_{f(QFB)}$ and V_{QFB} is given by Equation 2).

$$
V_{f(QFB)} = 5 - 2 \cdot V_{QFB} \tag{eq. 2}
$$

A drive pulse is generated once V_{QCT} exceeds $V_{f(QFB)}$ followed by the immediate discharge of the timing capacitor. The timing capacitor is also discharged once the minimum frequency clamp is reached. Figure [17](#page-20-0) shows simulation waveforms of $V_{f(QFB)}$, V_{QDRV} and output current while operating in VCO mode.

Figure 17. VCO Mode Operating Waveforms

FLYBACK TIMEOUT

In case of extremely damped oscillations, the QZCD comparator may be unable to detect the valleys. In this condition, drive pulses will stop waiting for the next valley or ZCD event. The NCL30030 ensures continued operation by incorporating a maximum timeout period after the last demagnetization detection. The timeout signal is a substitute for the ZCD signal for the valley counter. Figure 18 shows the timeout period generator circuit schematic. The steady state timeout period, $t_{Q(tout2)}$, is set at 6 µs to limit the frequency step.

During startup, the voltage offset added by the overpower compensation diode, D_{OPP} , prevents the QZCD Comparator from accurately detecting the valleys. In this condition, the steady state timeout period will be shorter than the inductor demagnetization period causing continuous current mode (CCM) operation. CCM operation lasts for a few cycles until the voltage on the QZCD pin is high enough to detect the valleys. A longer timeout period, $t_{\text{O(tout1)}}$, (typically 100 μ s) is set during soft−start to limit CCM operation. Figures [19](#page-21-0) and [20](#page-21-0) show the timeout period generator related waveforms.

Figure 18. Timeout Period Generator Circuit Schematic

Figure 19. Timeout Operation With a Missing 3rd Valley

Figure 20. Timeout Operation With Missing 3rd and 4th Valleys

QR FLYBACK CURRENT SENSE AND OVERLOAD

The power switch on time is modulated by comparing a ramp proportional to the switch current to $V_{\text{OFB}}/K_{\text{OFB}}$ using the PWM Comparator. The switch current is sensed across a current sense resistor, R_{SENSE} and the resulting voltage is applied to the QCS pin. The current signal is blanked by a leading edge blanking (LEB) circuit. The blanking period eliminates the leading edge spike and high frequency noise during the switch turn−on event. The LEB period, tQCS(LEB1), is typically 275 ns. The drive pulse terminates once the current sense signal exceeds V_{OFB}/K_{OFB}.

The Maximum Peak Current Comparator compares the current sense signal to a reference voltage to limit the maximum peak current of the system. The maximum peak current reference voltage, V_{OLLIM1} , is typically 0.8 V. The maximum peak current setpoint is reduced by the overpower compensation circuitry. An overload condition causes the output of the Maximum Peak Current Comparator to transition high and enable the overload timer. Figure 21 shows the implementation of the current sensing circuitry.

Figure 21. Current Sensing Circuitry Schematic

The overload timer integrates the duration of the overload fault. That is, the timer count increases while the fault is present and reduces its count once it is removed. The overload timer duration, t_{OOVLD} , is typically 80 ms. If both the PWM and Maximum Peak Current Comparators toggle at the same time, the PWM Comparator takes precedence

and the overload timer counts down. The controller can latch (option A) or allow for auto−recovery (option B) once the overload timer expires. Auto–recovery requires a V_{CC} triple hiccup before the controller restarts. Figures [22](#page-23-0) and [23](#page-23-0) show operating waveforms for latched and auto−recovery overload conditions.

Figure 23. Auto−Recovery Overload Operation

A severe overload fault like a secondary side winding short−circuit causes the switch current to increase very rapidly during the on−time. The current sense signal significantly exceeds VQILIM1. But, because the current sense signal is blanked by the LEB circuit during the switch turn on, the system current can get extremely high causing system damage.

The NCL30030 protects against this fault by adding an additional comparator, Fault Overcurrent Comparator. The current sense signal is blanked with a shorter LEB duration, $t_{OCS(LEB2)}$, typically 120 ns, before applying it to the Fault Overcurrent Comparator. The voltage threshold of the comparator, $V_{Q|L|M2}$, typically 1.2 V, is set 50% higher than VQILIM1, to avoid interference with normal operation. Four

consecutive faults detected by the Fault Overcurrent Comparator causes the controller to enter triple−hiccup auto−recovery mode. The count to 4 provides noise immunity during surge testing. The counter is reset each time a QDRV pulse occurs without activating the Fault Overcurrent Comparator. A 1 μA (typically) pull–up current source, I_{QCS} , pulls up the QCS pin to disable the controller if the pin is left open.

QR FLYBACK SOFT−START

Soft−start is achieved by ramping up an internal reference, VSSTART, and comparing it to current sense signal. VSSTART ramps up from 0 V once the controller powers up. The soft–start duration, t_{SSTART}, is typically 4 ms.

During soft−start the timeout duration is extended and the lower latch or OTP Comparator signal (typically for overtemperature) is blanked. Soft–start ends once V_{SSTART} exceeds the peak current sense signal threshold.

QR FLYBACK OVERPOWER COMPENSATION

The input voltage of the QR flyback stage varies with the line voltage and operating mode of the PFC converter. At low line the PFC bulk voltage is 220 V and at high line it will be 390 V or 440 V, depending on the version of the part. Additionally, the PFC can be disabled at which point the PFC bulk voltage is set by the rectified peak line voltage.

An integrated overpower circuit provides a relative constant output power across PFC bulk voltage, V_{bulk} . It also reduces the variation on V_{QFB} during the PFC stage enable or disable transitions. Figure 24 shows the circuit schematic for the overpower detector.

Figure 24. Overpower Compensation Circuit Schematic

The auxiliary winding voltage during the power switch on time is a reflection of the input voltage scaled by the primary to auxiliary winding turns ratio, N_{PAUX} , as shown in Figure 25.

Figure 25. Auxiliary Winding Voltage Waveform

Overpower compensation is achieved by scaling down the on−time reflected voltage and applying it to the QZCD pin. The voltage is scaled down using R_{OPPI} and R_{OPPI} . The negative voltage applied to the pin is referred to as V_{OPP}.

The internal current setpoint is the sum of V_{OPP} and peak current sense threshold, V_{OLLIM1} . V_{OPP} is also subtracted from V_{OFB} to compensate for the PWM Comparator delay and improve the PFC on/off accuracy.

The current setpoint is calculated using Equation 3. For example, a V_{OPP} of -0.15 V results in a current setpoint of 0.65 V.

Current setpoint =
$$
V_{QILIM1} + V_{OPP}
$$
 (eq. 3)

To ensure optimal zero−crossing detection, a diode is needed to bypass R_{OPPU} during the off–time. Equation 4 is used to calculate R_{OPPU} and R_{OPPL} .

$$
\frac{R_{QZCD} + R_{OPPU}}{R_{OPPL}} = -\frac{N_{P, AUX} \cdot V_{bulk} - V_{OPP}}{V_{OPP}} \qquad (eq. 4)
$$

ROPPU is selected once a value is chosen for ROPPL. ROPPL is selected large enough such that enough voltage is available for the zero crossing detection during the off−time.

It is recommended to have at least 8 V applied on the QZCD pin for good detection. The maximum voltage is internally clamped to V_{CC} . The off–time voltage on the QZCD is given by Equation 5.

$$
V_{QZCD} = -\frac{R_{OPPL}}{R_{OZCD} + R_{OPPL}} \cdot (V_{AUX} - V_F) \qquad (eq. 5)
$$

Where V_{AUX} is the voltage across the auxiliary winding and V_F is the D_{OPP} forward voltage drop.

The ratio between R_{OZCD} and R_{OPPL} is given by Equation 6. It is obtained combining Equations [4](#page-24-0) and 5.

$$
\frac{R_{\text{OZCD}}}{R_{\text{OPPL}}} = \frac{V_{\text{AUX}} - V_{\text{F}} - V_{\text{QZCD}}}{V_{\text{QZCD}}} \tag{eq.6}
$$

A design example is shown below:

System Parameters: $V_{AUX} = 18 V$ $V_F = 0.6 V$ $N_{PAUX} = 0.18$

The ratio between R_{QZCD} and R_{OPPL} is calculated using Equation 6 for a minimum V_{OZCD} of 8 V.

$$
\frac{R_{\text{OZCD}}}{R_{\text{OPPL}}} = \frac{18 - 0.6 - 8}{8} \approx 1.2
$$

 R_{OZCD} is arbitrarily set to 1 k Ω . R_{OPPL} is also set to 1 k Ω because the ratio between the resistors is close to 1.

The NCL30030 maximum overpower compensation or peak current setpoint reduction is 31.25% for a V_{OPP} of −250 mV. We will use this value for the following example:

Substituting values in Equation [4](#page-24-0) and solving for R_{OPPI} we obtain,

$$
\frac{R_{QZCD} + R_{OPPU}}{R_{OPPL}} = -\frac{0.18 \cdot 370 - (-0.25)}{(-0.25)} = 271
$$

$$
R_{OPPU} = 271 \cdot R_{OPPL} - R_{QZCD}
$$

$$
R_{OPPU} = 271 \cdot 1k - 1k = 270k
$$

POWER FACTOR CORRECTION

The PFC stage operates in critical conduction mode (CrM). In CrM the PFC inductor current, $I_L(t)$, reaches zero at the end of each switch cycle. Figure 26 shows the PFC inductor current while operating in CrM. High power factor and low harmonic distortion is achieved by shaping the input current, $I_{in}(t)$, such that it is sinusoidal and in phase with the ac line voltage, $V_{in}(t)$.

Figure 26. Inductor Current in CrM

To achieve unity power factor and low harmonic distortion the NCL30030 uses a peak current mode control architecture where the cycle−by−cycle current limit is set by a multiplier circuit. A block diagram of the control architecture is shown in Figure [27.](#page-26-0) The control works by generating a DC current proportional to the instantaneous AC line voltage and multiplying that current with the error voltage generated from the feedback error amplifier.

The multiplication factor is determined by the output of a comparator which measures the error voltage against a high frequency ramping signal. As the error voltage approaches its maximum value, the multiplication factor approaches 1. The output of the comparator toggles a switch to modulate the DC current from the current generator. The modulated current then feeds a resistor to set the peak current limit and hence control the duty cycle for every switching period. An external capacitor on the MULT pin is used to filter ripple caused by the modulation.

This control architecture is effectively a dual loop control method where the current generator shapes the peak current setpoint such that it follows the AC input while the error voltage adjusts the peak current to ensure that bulk voltage regulation is maintained.

PFC FEEDBACK

The PFC feedback circuitry is shown in Figure 28. A resistor divider consisting of R1 and R2 scales down the PFC output voltage, V_{bulk} to generate a PFC feedback signal. The feedback signal is applied to the inverting input of a transconductance error amplifier which regulates V_{bulk} by comparing the PFC feedback signal to an internal reference voltage, V_{PREF}. The reference is connected to the non−inverting input of the error amplifier and is trimmed during manufacturing to achieve an accuracy of ±2% across temperature.

Figure 28. PFC Regulation Circuit Schematic

PFC ERROR AMPLIFIER

A transconductance amplifier has a voltage−to−current gain, gm. That is, the amplifier's output current is controlled by the differential input voltage. The NCL30030 amplifier has a typical g_m of 200 μ S. The PControl pin provides access to the amplifier output for compensation. The compensation network is ground referenced allowing the PFC feedback signal to detect undervoltage and overvoltage conditions as shown in Figure 28.

The compensation network on the PControl pin is selected to filter the bulk voltage ripple such that a constant control voltage is maintained across the ac line cycle. A capacitor between the PControl pin and ground sets a pole. A pole at or below 20 Hz is enough to filter the ripple voltage for a 50 and 60 Hz system. The low frequency pole, f_p , of the system is calculated using Equation 7.

$$
f_p = \frac{gm}{2\pi C_{PControl}}
$$
 (eq. 7)

where, C_{PControl} is the capacitor on the PControl pin to ground.

The output of the error amplifier is held low when the PFC is disabled by means of an internal pull−down transistor. The pull down transistor is disabled once the PFC stage is enabled. An internal voltage clamp is then enabled to quickly raise V_{PControl} to its minimum voltage, VPControl(min), typically 0.6 V.

PFC TRANSIENT RESPONSE

The PFC bandwidth is set low enough to achieve good power factor. However, a low bandwidth system is slow and fast load transients can result in large output voltage excursions. The NCL30030 incorporates dedicated circuitry to help maintain regulation of the output voltage independent of load transients.

An undervoltage detector monitors the ratio between V_{PFB} and $V_{PREF(xL)}$. Once the ratio between V_{PFB} and $V_{PREF(xL)}$ exceeds $K_{LOW(PFCxL)}$, typically 5.5%, a pull–up current source on the PControl pin, I_{PControl}(boost), is enabled to speed up the charge of the compensation network. This results in an increased on−time and thus output power. $I_{\text{PControl}(\text{boost})}$ is typically 240 μ A. The boost current source is disabled once the ratio between V_{PFB} and $V_{\text{PREF(xL)}}$ drops below $K_{LOW(PFCxL)}$, typically 4%.

The boost current source becomes active as soon as the PFC is enabled. Coupled with the lower control clamp, the boost current source assists in rapidly bringing V_{PControl} to its set point to allow the bulk voltage to quickly reach regulation. Achieving regulation is detected by monitoring the error amplifier output current. The error amplifier output current drops to zero once the PFC output voltage reaches the target regulation level.

The maximum PFC output voltage is limited by the overvoltage protection circuitry. The NCL30030 incorporates both soft and hard overvoltage protection. The hard overvoltage protection function immediately terminates and prevents further PFC drive pulses when

V_{PFB} exceeds the hard–OVP level, V_{POVP} (VPREF(xL)*KPOVP(xL)). Soft−OVP reduces the on−time proportional to the delta between V_{PFB} and the hard-OVP level. Soft–OVP is enabled once the delta, $\Delta_{\text{POVP(xL)}}$, between V_{PFB} and the hard–OVP level is between 20 and 55 mV. Figure 29 shows a block diagram of the boost and Soft−OVP circuits.

During power up, V_{PControl} exceeds the regulation level due to the system's inherently low bandwidth. This causes the bulk voltage to rapidly increase and exceed its regulation. The on time starts to decrease when soft−OVP is activated. Once the bulk voltage decreases to its regulation level the PFC on time is no longer controlled by the soft−OVP circuitry.

Figure 29. Boost and Soft−OVP Circuit Schematics

PFC CURRENT SENSE AND ZERO CURRENT DETECTION

The NCL30030 uses a novel architecture combining the PFC current sense and zero current detectors (ZCD) in a

single input terminal. Figure [30](#page-28-0) shows the circuit schematic of the current sense and ZCD detectors.

Figure 30. PFC Current Sense and ZCD Detectors Schematic

PFC CURRENT SENSE

The PFC Switch current is sensed across a sense resistor, RPsense, and the resulting voltage ramp is applied to the PCS/PZCD pin. The current signal is blanked by a leading edge blanking (LEB) circuit. The blanking period eliminates the leading edge spike and high frequency noise during the switch turn–on event. The LEB period, t_{PCS(LEB1)}, is typically 325 ns. The Current Limit Comparator disables the PFC driver once the current sense signal exceeds the PFC current sense reference, V_{PILIM1}, typically 1.5 V.

A severe overload fault like a PFC boost diode short circuit causes the switch current to increase very rapidly during the on−time. The current sense signal significantly exceeds V_{PILIM1} . But, because the current sense signal is blanked by the LEB circuit during the switch turn on, the system current can get extremely high causing system damage.

The NCL30030 protects against this fault by adding an additional comparator, PFC Short Circuit Comparator. The current sense signal is blanked with a shorter LEB duration, $t_{\text{PCS(LEB2)}}$, typically 175 ns, before applying it to the PFC Short Circuit Comparator. The voltage threshold of the comparator, V_{PILIM2} , typically 2 V, is set 33% higher than V_{PILIM1} , to avoid interference with normal operation. Whenever a fault is detected by the Short Circuit Comparator, the watchdog timer increases to 1 ms allowing the system time to recover from the excessive over current. The next PFC drive pulse is then initiated when the watchdog timer expires.

PFC ZERO CURRENT DETECTION

The off−time in a CrM PFC topology varies with the instantaneous line voltage and is adjusted every switching cycle to allow the inductor current to reach zero before the next switching cycle begins. The inductor is demagnetized once its current reaches zero. Once the inductor is demagnetized the drain voltage of the PFC switch begins to drop. The inductor demagnetization is detected by sensing the voltage across the inductor using an auxiliary winding. This winding is commonly known as a zero crossing detector (ZCD) winding. This winding provides a scaled version of the inductor voltage. Figure [31](#page-29-0) shows the ZCD winding arrangement.

Figure 31. ZCD Winding Implementation

The ZCD voltage, V_{ZCD} , is positive while the PFC Switch is off and current flows through the PFC inductor. V_{ZCD} drops to and rings around zero volts once the inductor is demagnetized. The next switching cycle begins once a negative transition is detected on the PCS/PZCD pin. A positive transition (corresponding to the PFC switch turn off) arms the ZCD detector to prevent false triggering. The arming of the ZCD detector, $V_{PZCD(rising)}$, is typically 0.75 V. The trigger threshold, $V_{PZCD(falling)}$, is typically 0.25 V. The NCL30030 also incorporates a blanking period, T_{PZCD} Blank which prevents detection of a ZCD event for 700 ns after the PFC switch turn off.

The PCS/PZCD pin is internally clamped to 5 V with a Zener diode and a $2 \text{ k}\Omega$ resistor. A resistor in series with the PCS/PZCD pin is required to limit the current into pin. The Zener diode also prevents the voltage from going below ground. Figure 32 shows typical ZCD waveforms.

Figure 32. ZCD Winding Waveforms

During startup there are no ZCD transitions to set the PFC PWM Latch and generate a PDRV pulse. A watchdog timer, $tp_{FC(off1)}$, starts the drive pulses in the absence of ZCD transitions. Its duration is typically 200 us. The timer is also useful if the line voltage transitions from low line to high line and while operating at light load because the amplitude of the ZCD signal may be too small to cross the ZCD arming threshold. The watchdog timer is reset at the beginning of a PFC drive pulse. It is disabled during a PFC hard overvoltage and feedback input short circuit condition.

PFC ENABLE & DISABLE

In some applications it is desired to disable the PFC at lighter loads to increase the overall system efficiency. The NCL30030 integrates a novel architecture that allows the user to program the PFC disable threshold based on the percentage of QR output power. The PFC enable circuitry is inactive until the QR flyback soft start period has ended. A voltage to current (V−I) converter generates a current proportional to V_{OFB} . This current is pulse width modulated by the demagnetization time of the flyback controller to generate a current, I_{PONOFF}, proportional to the output power. An external resistor, R_{PONOFF}, between the PONOFF and GND pins is used to scale the output power signal. A capacitor, C_{PONOFF}, in parallel with R_{PONOFF} is required to average the signal on this pin. A good compromise between voltage ripple and speed is achieved by setting the time constant of C_{PONOFF} and R_{PONOFF} to 160 μ s.

The PONOFF pin voltage, V_{PONOFF}, is compared to an internal reference, V_{POFF} (typically 2 V) to disable the PFC stage. In high power SSL applications it is often desired to control the PFC disable point from the secondary side. An optocoupler can be used as a logic disable to ground the PONOFF pin when the PFC needs to be disabled.

Once V_{PONOFF} decreases below V_{POFF} , the PFC disable timer, t_{Pdisable}, is enabled. The PFC disable timer is typically 500 ms. The PFC stage is disabled once the timer expires. The PFC stage is enabled once V_{PONOFF} exceeds V_{POFF} by VPONHYS for a period longer than the PFC enable filter, t_{Penable}(filter), typically 100 us. A shorter delay for the PFC enable threshold is used to reduce the bulk capacitor requirements during a step load response. Figure [33](#page-30-0) shows the block diagram of the PFC disable circuit.

Figure 33. PFC On/Off Control Circuitry

PFC SKIP

The PFC stage incorporates skip cycle operation at light loads to reduce input power. Skip operation disables the PFC stage if the PControl voltage decreases below the skip threshold. The skip threshold voltage is typically 25 mV (ΔV_{PSKIP}) above the PControl minimum voltage clamp, $V_{PControl(MIN)}$. The PFC stage is enabled once $V_{PControl}$ increases above the skip threshold by the skip hysteresis, V_{PSKIP(HYS)}. PFC skip is disabled during any initial PFC startup and when the PFC is in a UVP. Skip operation will become active after the PFC has reached regulation.

PFC AND FLYBACK DRIVERS

The NCL30030 maximum supply voltage, $V_{\text{CC}(MAX)}$, is 30 V. Typical high voltage MOSFETs have a maximum gate voltage rating of 20 V. Both the PFC and flyback drivers incorporate an active voltage clamp to limit the gate voltage on the external MOSFETs. The PFC and flyback voltage clamps, $V_{\text{PDRV(high2)}}$ and $V_{\text{QDRV(high2)}}$, are typically 12 V with a maximum limit of 14 V.

AUTO−RECOVERY

The controller is disabled and enters "triple−hiccup" mode if V_{CC} drops below $V_{CC(off)}$. The controller will also enter "triple−hiccup" mode if an overload fault is detected on the non-latching version. A hiccup consists of V $_{\rm CC}$ falling down to $V_{CC(off)}$ and charging up to $V_{CC(on)}$. The controller needs to complete 3 hiccups before restarting.

TEMPERATURE SHUTDOWN

An internal thermal shutdown circuit monitors the junction temperature of the IC. The controller is disabled if the junction temperature exceeds the thermal shutdown threshold, T_{SHDN}, typically 150°C. A continuous V_{CC} hiccup is initiated after a thermal shutdown fault is detected. The controller restarts at the next $V_{CC(on)}$ once the IC temperature drops below below T_{SHDN} by the thermal shutdown hysteresis, $T_{SHDN(HYS)}$, typically 40 $°C$.

The thermal shutdown fault is also cleared if V_{CC} drops below $V_{CC(reset)}$, a brown–out fault is detected or if the line voltage is removed. A new power up sequences commences at the next $V_{CC(on)}$ once all the faults are removed.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*Please contact local sales representative for availability

PACKAGE DIMENSIONS

MILLIMETERS

A1 0.10 0.25

e 1.27 BSC

E 6.00 BSC

0.203 BSC

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, tra at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets
and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9