

# Dual 64-/256-Position I<sup>2</sup>C Nonvolatile Memory Digital Potentiometers

# Data Sheet **[AD5251](http://www.analog.com/AD5251?doc=AD5251_5252.pdf)/AD5252**

### <span id="page-0-0"></span>**FEATURES**

**AD5251: Dual 64-position resolution AD5252: Dual 256-position resolution AD5251: 50 kΩ AD5252: 1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Nonvolatile memory1 stores wiper setting w/write protection Power-on refreshed with EEMEM settings in 300 µs typ EEMEM rewrite time = 540 µs typ Resistance tolerance stored in nonvolatile memory 12 extra bytes in EEMEM for user-defined information I 2C-compatible serial interface Direct read/write access of RDAC2 and EEMEM registers Predefined linear increment/decrement commands Predefined ±6 dB step change commands Synchronous or asynchronous dual-channel update Wiper setting readback 4 MHz bandwidth—1 kΩ version Single supply 2.7 V to 5.5 V Dual supply ±2.25 V to ±2.75 V 2 slave address decoding bits allow operation of 4 devices** 100-year typical data retention, T<sub>A</sub> = 55°C **Operating temperature: –40°C to +105°C**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Mechanical potentiometer replacement General-purpose DAC replacement LCD** panel V<sub>cOM</sub> adjustment **White LED brightness adjustment RF base station power amp bias control Programmable gain and offset control Programmable voltage-to-current conversion Programmable power supply Sensor calibrations**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The AD5251/AD5252 are dual-channel,  $I^2C^*$ , nonvolatile memory, digitally controlled potentiometers with 64/256 positions, respectively. These devices perform the same electronic adjustment functions as mechanical potentiometers, trimmers, and variable resistors. The parts' versatile programmability allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in ±6 dB scales, wiper setting readback,

### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-3"></span>

and extra EEMEM for storing user-defined information, such as memory data for other components, look-up table, or system identification information.

The  $AD5251/AD5252$  allow the host  $I<sup>2</sup>C$  controllers to write any of the 64-/256-step wiper settings in the RDAC registers and store them in the EEMEM. Once the settings are stored, they are restored automatically to the RDAC registers at system power-on; the settings can also be restored dynamically.

The AD5251/AD5252 provide additional increment, decrement, +6 dB step change, and –6 dB step change in synchronous or asynchronous channel update mode. The increment and decrement functions allow stepwise linear adjustments, with a  $\pm$  6 dB step change equivalent to doubling or halving the RDAC wiper setting. These functions are useful for steep-slope, nonlinear adjustments, such as white LED brightness and audio volume control.

The AD5251/AD5252 have a patented resistance-tolerance storing function that allows the user to access the EEMEM and obtain the absolute end-to-end resistance values of the RDACs for precision applications.

The AD5251/AD5252 are available in TSSOP-14 packages. AD5251 has only 50 kΩ resistance options and AD5252 is available in 1 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ options. All parts are guaranteed to operate over the –40°C to +105°C extended industrial temperature range.

<sup>1</sup> The terms *nonvolatile memory* and *EEMEM* are used interchangeably.

<sup>2</sup> The terms *digital potentiometer* and *RDAC* are used interchangeably.

**Rev. E [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5251_AD5252.pdf&page=%201&product=AD5251%20AD5252&rev=E) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2004–2017 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**

#### **11/2017—Rev. D to Rev. E**



#### **9/2012—Rev. C to Rev. D**



#### **12/2011—Rev. B to Rev. C**







#### **9/2005—Rev. 0 to Rev. A**



**6/2004—Revision 0: Initial Version**

95 **pF** 

## <span id="page-2-0"></span>ELECTRICAL CHARACTERISTICS

### <span id="page-2-1"></span>**1 kΩ VERSION**

**Table 1.**

 $V_{DD} = 3 V \pm 10\%$  or 5 V  $\pm 10\%$ ,  $V_{SS} = 0$  V or  $V_{DD}/V_{SS} = \pm 2.5$  V  $\pm 10\%$ ,  $V_A = V_{DD}$ ,  $V_B = 0$  V,  $-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$ , unless otherwise noted.

 $\begin{array}{|c|c|c|c|}\n\hline\n\textbf{Parameter} & \textbf{Symbol} & \textbf{Conditions} & \textbf{Min} & \textbf{Typ} \end{array}$ **[1](#page-3-0) Max Unit** DC CHARACTERISTICS— RHEOSTAT MODE Resolution | N | AD5251 6 | Bits AD5252 8 Bits Resistor Differential Nonlinearity<sup>2</sup> R-DNL RWB,  $R_{W0} = NC$ ,  $V_{DD} = 5.5$  V, AD5[2](#page-3-0)51  $\vert$  -0.5  $\pm$  0.2 +0.5  $\vert$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 5.5 V, AD5252  $\begin{vmatrix} -1.00 & \pm 0.25 & +1.00 \end{vmatrix}$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 2.7 V, AD5251  $\begin{vmatrix} -0.75 & \pm 0.30 & +0.75 \end{vmatrix}$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 2.7 V, AD5252  $\vert$  -1.5  $\pm$ 0.3 +1.5  $\vert$  LSB Resistor Nonlinearity<sup>2</sup>  $R\text{-INL}$  Rws,  $R_{WA} = NC$ ,  $V_{DD} = 5.5$  V, AD5251  $\begin{vmatrix} -0.5 & \pm 0.2 & +0.5 \end{vmatrix}$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 5.5 V, AD5252  $\vert -2.0$   $\pm 0.5$   $\vert +2.0$   $\vert$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 2.7 V, AD5251  $\begin{vmatrix} -1.0 & +2.5 & +4.0 \end{vmatrix}$  LSB  $R_{WB}$ ,  $R_{WA}$  = NC,  $V_{DD}$  = 2.7 V, AD5252  $\begin{vmatrix} -2 & +9 & +14 \end{vmatrix}$  LSB Nominal Resistor Tolerance  $\Delta R_{AB}/R_{AB}$   $\Gamma_A = 25^{\circ}$ C  $\Gamma_{A} = 30$  +30 +30  $\%$ Resistance Temperature Coefficient  $( \Delta R_{AB} / R_{AB} ) \times 10^6 / \Delta T$ /ΔT 650 ppm/°C Wiper Resistance  $\begin{array}{ccc} \vert & \vert & \vert_{\text{W}} & \vert & \vert & \vert_{\text{W}} = 1 \lor R, \text{V}_{\text{DD}} = 5 \lor & \vert \Omega \end{array}$  $I_W = 1$  V/R, V<sub>DD</sub> = 3 V 200 300  $\Omega$ Channel-Resistance Matching  $\Delta R_{AB1}/\Delta R_{AB3}$  | 0.15 | % DC CHARACTERISTICS— POTENTIOMETER DIVIDER MODE Differential Nonlineari[ty](#page-3-0)*4F* <sup>3</sup>  $|$  DNL  $|$  AD5251  $|$  -0.5  $\pm$ 0.1 +0.5  $|$  LSB AD5252 –1.00 ±0.25 +1.00 LSB Integral Nonlinearity<sup>3</sup>  $\vert$  INL  $\vert$  AD5251  $\vert$  -0.5  $\pm$ 0.2 +0.5  $\vert$  LSB AD5252 –2.0 ±0.5 +2.0 LSB Voltage Divider Tempco (ΔV<sub>W</sub>/V<sub>w</sub>) × 10<sup>6</sup>/ΔT  $Code = half scale$  25 ppm/°C Full-Scale Error  $\vert$  V<sub>WFSE</sub> Code = full scale, V<sub>DD</sub> = 5.5 V, AD5251 –5 –3 0 LSB Code = full scale,  $V_{DD} = 5.5 V$ , AD5252 –16 –11 0 LSB Code = full scale,  $V_{DD} = 2.7 V$ , AD5251 −6 –4 0 LSB Code = full scale,  $V_{DD} = 2.7 V$ , AD5252 –23 –16 0 LSB Zero-Scale Error  $\vert V_{WZSE} \vert$  Code = zero scale,  $V_{DD} = 5.5 V$ , AD5251 0 3 5 | LSB Code = zero scale,  $V_{DD}$  = 5.5 V, AD5252 0 11 16 LSB  $Code = zero scale, V<sub>DD</sub> = 2.7 V,$ AD5251 0 4 6 **LSB** Code = zero scale,  $V_{DD} = 2.7 V$ , AD5252 0 15 20 LSB RESISTOR TERMINALS Voltag[e](#page-3-0) Range<sup>4</sup>  $V_{A}$ ,  $V_{B}$ ,  $V_{W}$   $V$ Capacitanc[e](#page-3-0)<sup>5</sup> A, B  $C_A$ ,  $C_B$  f = 1 kHz, measured to GND, code = half scale 85 pF

code = half scale

Common-Mode Leakage Current  $\begin{vmatrix} 1_{\text{CM}} & \vert & \vert & \vert \vee_{\text{A}} = \vee_{\text{B}} = \vee_{\text{DD}}/2 & \vert & \vert & \vert & \vert & \vert \perp \vert \perp \end{vmatrix}$ 

Capacitanc[e5](#page-3-0) W CW f = 1 kHz, measured to GND,

<span id="page-3-0"></span>

<sup>1</sup> Typical values represent average readings at  $25^{\circ}$ C and  $V_{DD} = 5$  V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 kΩ version at V $_{\text{DD}}$  = 2.7 V,  $I_W = V_{DD}/R$  for both  $V_{DD} = 3$  V and  $V_{DD} = 5$  V.

<sup>3</sup> INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

 $6$  Command 0 NOP should be activated after Command 1 to minimize  $I_{\text{DD\_READ}}$  current consumption.

<sup>7</sup> P<sub>DISS</sub> is calculated from  $I_{DD}$   $\times$  V<sub>DD</sub> = 5 V.

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5$  V.

### <span id="page-4-0"></span>**10 kΩ, 50 kΩ, 100 kΩ VERSIONS**

 $V_{\text{DD}} = +3$  V  $\pm$  10% or  $+5$  V  $\pm$  10%,  $V_{\text{SS}} = 0$  V or  $V_{\text{DD}}/V_{\text{SS}} = \pm 2.5$  V  $\pm$  10%,  $V_{\text{A}} = V_{\text{DD}}$ ,  $V_{\text{B}} = 0$  V,  $-40^{\circ}\text{C} < T_{\text{A}} < +105^{\circ}\text{C}$ , unless otherwise noted.





<span id="page-5-0"></span>

<sup>1</sup> Typical values represent average readings at 25°C and  $V_{DD} = 5$  V.

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 kΩ version at V<sub>DD</sub> = 2.7 V,  $I_W = V_{DD}/R$  for both  $V_{DD} = 3$  V and  $V_{DD} = 5$  V.

<sup>3</sup> INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider, similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

 $6$  Command 0 NOP should be activated after Command 1 to minimize  $l_{DD\_READ}$  current consumption.

<sup>7</sup> P<sub>DISS</sub> is calculated from  $I_{DD}$   $\times$  V<sub>DD</sub> = 5 V.

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5$  V.

### <span id="page-6-0"></span>**INTERFACE TIMING CHARACTERISTICS**

All input control voltages are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both  $V_{DD} = 3$  V and 5 V.





<sup>1</sup> Guaranteed by design; not subject to production test. Se[e Figure 23](#page-13-3) for location of measured values.

<sup>2</sup> During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC0 has the shortest EEMEM data restoring time, whereas RDAC3 has the longest. <sup>3</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117, and measured at -40°C, +25°C, and +105°C; typical endurance at +25°C is 700,000 cycles.

<sup>4</sup> Retention lifetime equivalent at junction temperature T<sub>J</sub> = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in Flash/EE memory.

### <span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 4.**



<sup>1</sup> Maximum terminal current is bound by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package.  $V_{DD} = 5 V$ .

<sup>2</sup> Package power dissipation =  $(T_{JMAX} - T_A)/\theta_{JA}$ .

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-7-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 2. Pin Configuration*



#### **Table 5. Pin Function Descriptions**

<sup>1</sup> For quad-channel device software compatibility, the dual potentiometers in the parts are designated as RDAC1 and RDAC3.

03823-0-018

03823-0-018

03823-0-019

 $0 - 019$ 13823-

03823-0-020

13823-0-020

# <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS







**0.8 TA = –40°C, +25°C, +85°C, +125°C 0.6 0.4 0.2**  $(158)$ **DNL (LSB) 0** 富 **–0.2 –0.4 –0.6 –0.8 –1.0 0 32 64 96 128 160 192 224 256 CODE (Decimal)** *Figure 6. DNL vs. Code* **10 8 6**  $I_{DD}$  @  $V_{DD} = 5.5V$ **4 2**  $I_{DD} @ V_{DD} = 2.7V$ **IDD (**µ**A) 0 –2 –4**  $I_{SS}$  @  $V_{DD}$  = 2.7V,  $V_{SS}$  =  $-2.7V$ **–6 –8 –10**

**1.0**

**TEMPERATURE (**°**C)** *Figure 7. Supply Current vs. Temperature*

**–40 –20 0 20 40 60 80 100 120**



*Figure 8. Supply Current vs. Digital Input Voltage, TA = 25°C*

03823-0-017

03823-0-017









*Figure 11. AD5252 Rheostat Mode Tempco ∆RWB/∆T vs. Code*

### Data Sheet **AD5251/AD5252**



*Figure 12. AD5252 Potentiometer Mode Tempco ∆VWB/∆T vs. Code*



*Figure 13. AD5252 Gain vs. Frequency vs. Code, RAB = 1 kΩ, TA = 25°C*



*Figure 14. AD5252 Gain vs. Frequency vs. Code, RAB = 10 kΩ , TA = 25°C*





Figure 18. Supply Current vs. Digital Input Clock Frequency



<span id="page-11-0"></span>







<span id="page-11-1"></span>

# Data Sheet **AD5251/AD5252**

03823-0-034

<span id="page-12-1"></span>03823-0-034

<span id="page-12-0"></span>

# <span id="page-13-0"></span>I 2 C INTERFACE

<span id="page-13-3"></span><span id="page-13-1"></span>

<span id="page-13-2"></span>

03823-0-008

**(N BYTES + ACKNOWLEDGE)**

### <span id="page-14-3"></span>**I 2 C INTERFACE DETAIL DESCRIPTION**



Figure 28. Consecutive Write Mode

<span id="page-14-2"></span><span id="page-14-1"></span> $\bf Table 6. Addresses$  for Writing Data Byte Contents to RDAC Registers (R/W = 0, CMD/REG = 0, EE/RDAC = 0)

**RDAC INSTRUCTIONS<br>AND ADDRESS** 

**0 WRITE**

**0 REG**

<span id="page-14-0"></span>**RDAC SLAVE ADDRESS** 



#### *RDAC/EEMEM Write*

Setting the wiper position requires an RDAC write operation. The single write operation is shown in [Figure 27,](#page-14-0) and the consecutive write operation is shown in [Figure 28.](#page-14-1) In the consecutive write operation, if the *<sup>A</sup>* RDAC*<sup>E</sup> <sup>A</sup>* is selected and the address starts at 00001, the first data byte goes to RDAC1 and the second data byte goes to RDAC3. The RDAC address is shown in [Table 6.](#page-14-2)

While the RDAC wiper setting is controlled by a specific RDAC register, each RDAC register corresponds to a specific EEMEM location, which provides nonvolatile wiper storage functionality. The addresses are shown in [Table 7.](#page-15-0) The single and consecutive write operations also apply to EEMEM write operations.

There are 12 nonvolatile memory locations: EEMEM4 to EEMEM15. Users can store a total of 12 bytes of information, such as memory data for other components, look-up tables, or system identification information.

In a write operation to the EEMEM registers, the device disables the I<sup>2</sup>C interface during the internal write cycle. Acknowledge polling is required to determine the completion of the write cycle. See the [EEMEM Write-Acknowledge Polling](#page-17-0) section.

#### *RDAC/EEMEM Read*

The AD5251/AD5252 provide two different RDAC or EEMEM read operations. For example[, Figure 29](#page-16-0) shows the method of reading the RDAC0 to RDAC3 contents without specifying the address, assuming Address RDAC0 was already selected in the previous operation. If an RDAC\_N address other than RDAC0 was previously selected, readback starts with Address N, followed by  $N + 1$ , and so on.

[Figure 30](#page-16-1) illustrates a random RDAC or EEMEM read operation. This operation allows users to specify which RDAC or EEMEM register is read by issuing a dummy write command to change the RDAC address pointer and then proceeding with the RDAC read operation at the new address location.

<span id="page-15-0"></span>

<span id="page-15-1"></span>

Users can store any of the 64 RDAC settings directly to the EEMEM for AD5251, or any of the 256 RDAC settings directly to the EEMEM for the AD5252. This is not limited to current RDAC wiper setting.







# Data Sheet **AD5251/AD5252**

<span id="page-16-2"></span><span id="page-16-1"></span><span id="page-16-0"></span>

### *RDAC/EEMEM Quick Commands*

The AD5251/AD5252 feature 12 quick commands that facilitate easy manipulation of RDAC wiper settings and provide RDACto-EEMEM storing and restoring functions. The command format is shown in [Figure 31,](#page-16-2) and the command descriptions are shown i[n Table 9.](#page-17-1)

When using a quick command, issuing a third byte is not needed, but is allowed. The quick commands reset and store RDAC to EEMEM require acknowledge polling to determine whether the command has finished executing.

#### *RAB Tolerance Stored in Read-Only Memory*

The AD5251/AD5252 feature patented R<sub>AB</sub> tolerances storage in the nonvolatile memory. The tolerance of each channel is stored in the memory during the factory production and can be read by users at any time. The knowledge of the stored tolerance, which is the average of RAB over all codes (see [Figure 16\)](#page-11-0), allows users to predict RAB accurately. This feature is valuable for precision, rheostat mode, and open-loop applications in which knowledge of absolute resistance is critical.

The stored tolerances reside in the read-only memory and are expressed as percentages. Each tolerance is stored in two memory locations (se[e Table 10](#page-18-0) ). The tolerance data is expressed in sign magnitude binary format stored in two bytes; an example is shown i[n Figure](#page-18-1) 32. For the first byte in Register N, the MSB is designated for the sign  $(0 = +$  and  $1 = -)$  and the 7 LSB is designated for the integer portion of the tolerance.

For the second byte in Register  $N + 1$ , all eight data bits are designated for the decimal portion of tolerance. As shown in [Table 10](#page-18-0) an[d Figure](#page-18-1) 32, for example, if the rated  $R_{AB}$  is 10 k $\Omega$ and the data readback from Address 11000 shows 0001 1100 and Address 11001 shows 0000 1111, then RDAC0 tolerance can be calculated as

 $MSB: 0 = +$ Next 7 MSB: 001 1100 = 28 8 LSB: 0000  $1111 = 15 \times 2^{-8} = 0.06$ Tolerance = 28.06% and, therefore,  $R_{\rm AB\_ACTUAL} = 12.806 \text{ k}\Omega$ 

#### <span id="page-17-0"></span>*EEMEM Write-Acknowledge Polling*

After each write operation to the EEMEM registers, an internal write cycle begins. The I<sup>2</sup>C interface of the device is disabled. To determine if the internal write cycle is complete and the I<sup>2</sup>C interface is enabled, interface polling can be executed. I<sup>2</sup>C interface polling can be conducted by sending a start condition, followed by the slave address and the write bit. If the I<sup>2</sup>C interface responds with an ACK, the write cycle is complete and the interface is ready to proceed with further operations. Other-wise, I<sup>2</sup>C interface polling can be repeated until it succeeds. Command 2 and Command 7 also require acknowledge polling.

#### *EEMEM Write Protection*

Setting the WP pin to logic low after EEMEM programming protects the memory and RDAC registers from future write operations. In this mode, the EEMEM and RDAC read operations function as normal.

C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	<b>Command Description</b>
0	$\Omega$		$\Omega$	<b>NOP</b>
0	0			Restore EEMEM (A1, A0) to RDAC (A1, A0) <sup>1</sup>
0	0		0	Store RDAC (A1, A0) to EEMEM (A1, A0)
0	0			Decrement RDAC (A1, A0) 6 dB
0				Decrement all RDACs 6 dB
0				Decrement RDAC (A1, A0) one step
0			C	Decrement all RDACs one step
$\Omega$				Reset: restore EEMEMs to all RDACs
	$\Omega$		0	Increment RDACs (A1, A0) 6 dB
	0			Increment all RDACs 6 dB
				Increment RDACs (A1, A0) one step
				Increment all RDACs one step
			0	Reserved
				Reserved

<span id="page-17-1"></span>**Table 9. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/***<sup>A</sup>* **REG***<sup>E</sup> <sup>A</sup>* **= 1,** *A2* **= 0)**

<sup>1</sup> This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.

# Data Sheet **AD5251/AD5252**



<span id="page-18-0"></span>Table 10. Address Table for Reading Tolerance (CMD/REG = 0, EE/RDAC = 1, A4 = 1)



<span id="page-18-1"></span>Figure 32. Format of Stored Tolerance in Sign Magnitude Format with Bit Position Descriptions (Unit Is Percent, Only Data Bytes Are Shown)

### <span id="page-19-0"></span>**I 2 C-COMPATIBLE 2-WIRE SERIAL BUS**

<span id="page-19-1"></span>

*Figure 34. General I2 C Read Pattern*

<span id="page-19-2"></span>The first byte of the AD5251/AD5252 is a slave address byte (see [Figure 33](#page-19-1) and [Figure 34\)](#page-19-2). It has a 7-bit slave address and an R/W bit. The 5 MSB of the slave address is 01011, and the next 2 LSB is determined by the states of the AD1 and AD0 pins. AD1 and AD0 allow the user to place up to four AD5251/AD5252 devices on one bus.

AD5251/AD5252 can be controlled via an I2 C-compatible serial bus and are connected to this bus as slave devices. The 2-wire I 2 C serial bus protocol (se[e Figure 33](#page-19-1) an[d Figure 34\)](#page-19-2) follows:

1. The master initiates a data transfer by establishing a start condition, such that SDA goes from high to low while SCL is high (se[e Figure 33\)](#page-19-1). The following byte is the slave address byte, which consists of the 5 MSB of a slave address defined as 01011. The next two bits are AD1 and AD0, I<sup>2</sup>C device address bits. Depending on the states of their AD1 and AD0 bits, four AD5251/AD5252 devices can be addressed on the same bus. The last LSB, the R/W bit, determines whether data is read from or written to the slave device.

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called an acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.

2. In the write mode (except when restoring EEMEM to the RDAC register), there is an instruction byte that follows the slave address byte. The MSB of the instruction byte is labeled CMD/REG. MSB = 1 enables CMD, the command instruction byte; MSB = 0 enables general register writing. The third MSB in the instruction byte, labeled EE/RDAC, is true when MSB = 0 or when the device is in general writing mode. EE enables the EEMEM register, and REG enables the RDAC register. The 5 LSB, A4 to A0, designates

the addresses of the EEMEM and RDAC registers (see [Figure 27](#page-14-0) an[d Figure 28\)](#page-14-1). When MSB = 1 or when the device is in CMD mode, the four bits following the MSB are C3 to C1, which correspond to 12 predefined EEMEM controls and quick commands; there are also four factory-reserved commands. The 3 LSB—A2, A1, and A0—are addresses, but only 001 and 011 are used for RDAC1 and RDAC3, respectively (see [Figure 31\)](#page-16-2). After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (se[e Figure 33\)](#page-19-1).

- 3. In current read mode, the RDAC0 data byte immediately follows the acknowledgment of the slave address byte. After an acknowledgement, RDAC1 follows, then RDAC2, and so on. (There is a slight difference in write mode, where the last eight data bits representing RDAC3 data are followed by a no acknowledge bit.) Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see [Figure 34\)](#page-19-2). Another reading method, random read method, is shown in [Figure 30.](#page-16-1)
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line that occurs while SCL is high. In write mode, the master pulls the SDA line high during the 10<sup>th</sup> clock pulse to establish a stop condition (see [Figure 33\)](#page-19-1). In read mode, the master issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The master brings the SDA line low before the 10<sup>th</sup> clock pulse and then brings the SDA line high to establish a stop condition (see [Figure 34\)](#page-19-2).

### <span id="page-20-0"></span>THEORY OF OPERATION

The AD5251/AD5252 are dual-channel digital potentiometers that allow 64/256 linear resistance step adjustments. The AD5251/AD5252 employ double-gate CMOS EEPROM technology, which allows resistance settings and user-defined data to be stored in the EEMEM registers. The EEMEM is nonvolatile, such that settings remain when power is removed. The RDAC wiper settings are restored from the nonvolatile memory settings during device power-up and can also be restored at any time during operation.

The AD5251/AD5252 resistor wiper positions are determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the device's serial I<sup>2</sup>C interface. The format of the data-words and the commands to program the RDAC registers are discussed in the I 2 [C Interface Detail Description](#page-14-3) section.

The four RDAC registers have corresponding EEMEM memory locations that provide nonvolatile storage of resistor wiper position settings. The AD5251/AD5252 provide commands to store the RDAC register contents to their respective EEMEM memory locations. During subsequent power-on sequences, the RDAC registers are automatically loaded with the stored value.

Whenever the EEMEM write operation is enabled, the device activates the internal charge pump and raises the EEMEM cell gate bias voltage to a high level; this essentially erases the current content in the EEMEM register and allows subsequent storage of the new content. Saving data to an EEMEM register consumes about 35 mA of current and lasts approximately 26 ms. Because of charge-pump operation, all RDAC channels may experience noise coupling during the EEMEM writing operation.

The EEMEM restore time in power-up or during operation is about 300 µs. Note that the power-up EEMEM refresh time depends on how fast  $V_{DD}$  reaches its final value. As a result, any supply voltage decoupling capacitors limits the EEMEM restore time during power-up. For example, [Figure 20](#page-11-1) shows a powerup profile of the  $V_{DD}$  where there is no decoupling capacitor and the applied power is a digital signal. The device initially resets the measured RDACs to midscale before restoring the EEMEM contents. By default, EEMEM is loaded at midscale until a new value is loaded. The omission of the decoupling capacitors should only be considered when the fast restoring time is absolutely needed in the application. In addition, users should issue a NOP Command 0 immediately after using Command 1 to restore the EEMEM setting to RDAC, thereby minimizing supply current dissipation. Reading user data directly from EEMEM does not require a similar NOP command execution.

In addition to the movement of data between RDAC and EEMEM registers, the AD5251/AD5252 provide other shortcut commands that facilitate programming, as shown i[n Table 11.](#page-20-4)



<span id="page-20-4"></span>**Table 11. Quick Commands**

### <span id="page-20-1"></span>**LINEAR INCREMENT/DECREMENT COMMANDS**

The increment and decrement commands (10, 11, 5, and 6) are useful for linear step-adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the AD5251/AD5252. The adjustments can be directed to a single RDAC or to all four RDACs.

### <span id="page-20-2"></span>**±6 dB ADJUSTMENTS (DOUBLING/HALVING WIPER SETTING)**

The AD5251/AD5252 accommodate ±6 dB adjustments of the RDAC wiper positions by shifting the register contents to left/right for increment/decrement operations, respectively. Command 3, Command 4, Command 8, and Command 9 can be used to increment or decrement the wiper positions in 6 dB steps synchronously or asynchronously.

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by –6 dB halves the register content. Internally, the AD5251/AD5252 use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. The maximum number of adjustments is nine and eight steps for incrementing from zero scale and decrementing from full scale, respectively. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

### <span id="page-20-3"></span>**DIGITAL INPUT/OUTPUT CONFIGURATION**

SDA is a digital input/output with an open-drain MOSFET that requires a pull-up resistor for proper communication. On the other hand, SCL and WP are digital inputs for which pull-up resistors are recommended to minimize the MOSFET cross-conduction current when the driving signals are lower than  $V_{DD}$ .

SCL and *A*WP*<sup>E</sup> <sup>A</sup>* have ESD protection diodes, as shown i[n Figure 35](#page-21-3) an[d Figure 36.](#page-21-4) WP can be permanently tied to V<sub>DD</sub> without a pull-up resistor if the write-protect feature is not used. If WP is left floating, an internal current source pulls it low to enable write protection. In applications in which the device is programmed infrequently, this allows the part to default to write-protection mode after any one-time factory programming or field calibration without using an on-board pull-down resistor. Because there are protection diodes on all inputs, the signal levels must not be greater than V<sub>DD</sub> to prevent forward biasing of the diodes.





<span id="page-21-3"></span>

*Figure 36. Equivalent AWP<sup>E</sup> <sup>A</sup> Digital Input*

#### <span id="page-21-4"></span><span id="page-21-0"></span>**MULTIPLE DEVICES ON ONE BUS**

The AD5251/AD5252 are equipped with two addressing pins, AD1 and AD0, that allow up to four AD5251/AD5252 devices to be operated on one I<sup>2</sup>C bus. To achieve this result, the states of AD1 and AD0 on each device must first be defined. An example is shown in [Table 12](#page-21-5) and [Figure 37.](#page-21-6) In  $I^2C$  programming, each device is issued a different slave address—01011(AD1)(AD0) to complete the addressing.

<span id="page-21-5"></span>





*Figure 37. Multiple AD5251/AD5252 Devices on a Single Bus*

#### <span id="page-21-6"></span><span id="page-21-1"></span>**TERMINAL VOLTAGE OPERATION RANGE**

The AD5251/AD5252 are designed with internal ESD diodes for protection; these diodes also set the boundaries for the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{DD}$  are clamped by the forward-biased diode. Similarly, negative signals on Terminal A, Terminal B, or Terminal W that are more negative than  $V_{SS}$  are also clamped (se[e Figure 38\)](#page-21-7). In practice, users should not operate VAB, VWA, and VWB to be higher than the voltage across  $V_{DD}$  to  $V_{SS}$ , but  $V_{AB}$ ,  $V_{WA}$ , and  $V_{WB}$  have no polarity constraint.



*Figure 38. Maximum Terminal Voltages Set by V<sub>DD</sub> and Vss* 

### <span id="page-21-7"></span><span id="page-21-2"></span>**POWER-UP AND POWER-DOWN SEQUENCES**

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see [Figure 38\)](#page-21-7), it is important to power on  $V_{DD}/V_{SS}$  before applying any voltage to these terminals. Otherwise, the diodes are forward biased such that  $V_{DD}/V_{SS}$  are powered unintentionally and may affect the user's circuit. Similarly, V<sub>DD</sub>/V<sub>SS</sub> should be powered down last. The ideal power-up sequence is in the following order: GND,  $V<sub>DD</sub>, V<sub>SS</sub>$ , digital inputs, and  $V<sub>A</sub>/V<sub>B</sub>/V<sub>W</sub>$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_W$ , and the digital inputs is not important, as long as they are powered after  $V_{DD}/V_{SS}$ .

# Data Sheet **AD5251/AD5252**

### <span id="page-22-0"></span>**LAYOUT AND POWER SUPPLY BIASING**

It is always a good practice to employ a compact, minimum lead-length layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) 1 µF to 10 µF tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. [Figure 39](#page-22-3) illustrates the basic supply-bypassing configuration for the AD5251/AD5252.



*Figure 39. Power Supply-Bypassing Configuration*

<span id="page-22-3"></span>The ground pin of the AD5251/AD5252 is used primarily as a digital ground reference. To minimize the digital ground bounce, the AD5251/AD5252 ground terminal should be joined remotely to the common ground (see [Figure 39\)](#page-22-3).

### <span id="page-22-1"></span>**DIGITAL POTENTIOMETER OPERATION**

The structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of resistor segments with an array of analog switches that act as the wiper connection to the resistor array. The number of points is the resolution of the device. For example, the AD5251/AD5252 emulate 64/256 connection points with 64/256 equal resistance, Rs, allowing them to provide better than 1.5%/0.4% resolution.

[Figure 40](#page-22-4) provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. Switches SW<sub>A</sub> and SW<sub>B</sub> are always on, but only one of switches SW(0) to SW( $2^{N-1}$ ) can be on at a time (determined by the setting decoded from the data bit). Because the switches are nonideal, there is a 75 Ω wiper resistance, R<sub>W</sub>. Wiper resistance is a function of supply voltage and temperature: Lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications in which accurate prediction of output resistance is required.



*Figure 40. Equivalent RDAC Structure*

#### <span id="page-22-4"></span><span id="page-22-2"></span>**PROGRAMMABLE RHEOSTAT OPERATION**

If either the W-to-B or W-to-A terminal is used as a variable resistor, the unused terminal can be opened or shorted with W; such operation is called rheostat mode (see [Figure 41\)](#page-22-5). The resistance tolerance can range ±20%.



*Figure 41. Rheostat Mode Configuration*

<span id="page-22-5"></span>The nominal resistance of the AD5251/AD5252 has 64/256 contact points accessed by the wiper terminal, plus the B terminal contact. The 6-/8-bit data-word in the RDAC register is decoded to select one of the 64/256 settings. The wiper's first connection starts at the B terminal for Data 0x00. This B terminal connection has a wiper contact resistance, R<sub>W</sub>, of 75  $\Omega$ , regardless of the nominal resistance. The second connection (the AD5251 10 kΩ part) is the first tap point where  $R_{WB} = 231 \Omega (R_{WB} = R_{AB}/64 +$  $R<sub>W</sub> = 156 Ω + 75 Ω)$  for Data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at R<sub>WB</sub> = 9893 Ω. Se[e Figure 40](#page-22-4) for a simplified diagram of the equivalent RDAC circuit.

The general equation that determines the digitally programmed output resistance between W and B is

AD5251: 
$$
R_{WB}(D) = (D/64) \times R_{AB} + 75
$$
 Ω (1)

AD5252: 
$$
R_{WB}(D) = (D/256) \times R_{AB} + 75 Ω
$$
 (2)

where:

*D* is the decimal equivalent of the data contained in the RDAC latch.

*RAB* is the nominal end-to-end resistance.



<span id="page-23-1"></span>Since the digital potentiometer is not ideal, a 75  $\Omega$  finite wiper resistance is present that can easily be seen when the device is programmed at zero scale. Because of the fine geometric and interconnects employed by the device, care should be taken to limit the current conduction between W and B to no more than  $±5$  mA continuous for a total resistance of 1 k $\Omega$  or a pulse of ±20 mA to avoid degradation or possible destruction of the device. The maximum dc current for AD5251 and AD5252 are shown in [Figure 21a](#page-12-0)nd [Figure 22,](#page-12-1) respectively.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the B terminal can be opened. The RWA starts at a maximum value and decreases as the data loaded into the latch increases in value (se[e Figure 42\)](#page-23-1). The general equation for this operation is

AD5251: 
$$
R_{WA}(D) = [(64 - D)/64] \times R_{AB} + 75 Ω
$$
 (3)

AD5252: 
$$
R_{WA}(D) = [(256 - D)/256] \times R_{AB} + 75 \Omega
$$
 (4)

The typical distribution of RAB from channel-to-channel matches is about ±0.15% within a given device. On the other hand, device-to-device matching is process-lot dependent with a ±20% tolerance.

#### <span id="page-23-0"></span>**PROGRAMMABLE POTENTIOMETER OPERATION**

If all three terminals are used, the operation is called potentiometer mode (see [Figure 43\)](#page-23-2); the most common configuration is the voltage divider operation.



Figure 43. Potentiometer Mode Configuration

<span id="page-23-2"></span>If the wiper resistance is ignored, the transfer function is simply

AD5251: 
$$
V_W = \frac{D}{64} \times V_{AB} + V_B
$$
 (5)

AD5252: 
$$
V_W = \frac{D}{256} \times V_{AB} + V_B
$$
 (6)

A more accurate calculation that includes the wiper resistance effect is

$$
V_{W}(D) = \frac{\frac{D}{2^{N}} R_{AB} + R_{W}}{R_{AB} + 2R_{W}} V_{A}
$$
\n(7)

where  $2^N$  is the number of steps.

Unlike in rheostat mode operation, where the tolerance is high, potentiometer mode operation yields an almost ratiometric function of  $D/2^N$  with a relatively small error contributed by the RW terms. Therefore, the tolerance effect is almost cancelled. Similarly, the ratiometric adjustment also reduces the temperature coefficient effect to 50 ppm/°C, except at low value codes where R<sub>W</sub> dominates.

Potentiometer mode operations include other applications, such as op amp input, feedback-resistor networks, and other voltagescaling applications. The A, W, and B terminals can, in fact, be input or output terminals, provided that  $|V_A|$ ,  $|V_W|$ , and  $|V_B|$  do not exceed  $V_{DD}$  to  $V_{SS}$ .

### <span id="page-24-0"></span>APPLICATIONS INFORMATION **LCD PANEL V<sub>COM</sub> ADJUSTMENT**

<span id="page-24-1"></span>Large LCD panels usually require an adjustable  $V_{COM}$  voltage centered around 6 V to 8 V with  $\pm 1$  V swing and small steps adjustment. This example represents common DAC applications where the window of adjustments is small and centered at any level. High voltage and high resolution DACs can be used, but it is far more cost-effective to use low voltage digital potentiometers with level shifting, such as the AD5251 or AD5252, to achieve the objective.

Assume a V<sub>COM</sub> voltage requirement of 6 V  $\pm$  1 V with a  $\pm$ 20 mV step adjustment, as shown in [Figure 44.](#page-24-4) The AD5252 can be configured in voltage divider mode with an op amp gain. With ±20% tolerance accounted for by the AD5252, this circuit can still be adjusted from 5 V to 7 V with an 8 mV/step in the worst case.



<span id="page-24-4"></span>*Figure 44. Apply 5 V Digital Potentiometer AD5251 in a 6 V ± 1 V Application*

### <span id="page-24-2"></span>**CURRENT-SENSING AMPLIFIER**

The dual-channel, synchronous update, and channel-to-channel resistance matching characteristics make the AD5251/AD5252 suitable for current-sensing applications, such as LED brightness control. In the circuit shown in [Figure 45,](#page-24-5) when RDAC1 and RDAC3 are programmed to the same settings, it can be shown that

$$
V_o = \frac{D}{2^N - D} (V_2 - V_1) + V_{REF}
$$
 (8)

As a result, the current through a sense resistor connected between  $V_1$  and  $V_2$  can be determined.

The circuit can be programmed for use with systems that require different sensitivities. If the op amp has very low offset and low bias current, the major source of error comes from the digital potentiometer channel-to-channel resistance mismatch, which is typically 0.15%. The circuit accuracy is about 9 bits, which is adequate for LED control and other general-purpose applications.



*Figure 45. Current-Sensing Amplifier*

#### <span id="page-24-5"></span><span id="page-24-3"></span>**ADJUSTABLE HIGH POWER LED DRIVER**

Figure 46 shows a circuit that can drive three or four high power LEDs. The [ADP1610](http://www.analog.com/ADP1610?doc=AD5251-5252.pdf) is an adjustable boost regulator that provides adequate headroom and current for the LEDs. Because its FB pin voltage is 1.2 V, the digital potentiometer AD5252 and the op amp form an average gain of 12 feedback networks that servo the sensing and feedback voltages. As a result, the voltage across RSET is regulated around 0.1 V, depending on the AD5252's setting. An adjustable LED current is

$$
I_{LED} = \frac{V_{R_{SET}}}{R_{SET}}\tag{9}
$$

RSET should be small enough to conserve power, but large enough to limit the maximum LED current. R3 should be used in parallel with the AD5252 to limit the LED current to an achievable range.



*Figure 46. High Power, Adjustable LED Driver*

# <span id="page-25-0"></span>OUTLINE DIMENSIONS



### <span id="page-26-0"></span>**ORDERING GUIDE**



<sup>1</sup> In the package marking, Line 1 shows the part number. Line 2 shows the branding information, such that B1 = 1 kΩ, B10 = 10 kΩ, and so on. There is also a "#" marking for the Pb-free part. Line 3 shows the date code in YYWW.

 $2 Z =$  RoHS Compliant Part.

<sup>3</sup> Th[e EVAL-AD5252SDZ](http://www.analog.com/EVAL-AD5252?doc=AD5251_5252.pdf) can be used to evaluate the AD5251 and the AD5252.

# **NOTES**

I 2 C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**©2004–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03823-0-11/17(E)**

**ANALOG<br>DEVICES** 

www.analog.com

Rev. E | Page 28 of 28



info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9