



HIGH-SPEED 3.3V 256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM


IDT70V631S

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- ♦ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ♦ High-speed access
 - Commercial: 10/12/15ns (max.)
 - Industrial: 12ns (max.)
- ♦ Dual chip enables allow for depth expansion without external logic
- ♦ IDT70V631 easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device
- ♦ $M/\bar{S} = V_{IH}$ for \bar{BUSY} output flag on Master, $M/\bar{S} = V_{IL}$ for \bar{BUSY} input on Slave
- ♦ Busy and Interrupt Flags
- ♦ On-chip port arbitration logic
- ♦ Full on-chip hardware support of semaphore signaling between ports
- ♦ Fully asynchronous operation from either port
- ♦ Separate byte controls for multiplexed bus and bus matching compatibility
- ♦ Supports JTAG features compliant to IEEE 1149.1
 - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package.
- ♦ LVTTTL-compatible, single 3.3V ($\pm 150mV$) power supply for core
- ♦ LVTTTL-compatible, selectable 3.3V ($\pm 150mV$)/2.5V ($\pm 100mV$) power supply for I/Os and control signals on each port
- ♦ Available in a 128-pin Thin Quad Flatpack, 208-ball fine pitch Ball Grid Array, and 256-ball Ball Grid Array
- ♦ Industrial temperature range ($-40^{\circ}C$ to $+85^{\circ}C$) is available for selected speeds
- ♦ Green parts available, see ordering information

Functional Block Diagram



NOTES:

1. $BUSY$ is an input as a Slave ($M/\bar{S}=V_{IL}$) and an output when it is a Master ($M/\bar{S}=V_{IH}$).
2. $BUSY$ and INT are non-tri-state totem-pole outputs (push-pull).

5622 drw 01

DECEMBER 2017

Description

The IDT70V631 is a high-speed 256K x 18 Asynchronous Dual-Port Static RAM. The IDT70V631 is designed to be used as a stand-alone 4608K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 36-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 36-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either $\overline{CE_0}$ or CE_1) permit the on-chip circuitry of each port to enter a very low standby power mode.

The 70V631 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controlled by the OPT pins. The power supply for the core of the device (V_{DD}) remains at 3.3V.

Pin Configurations^(1,2,3,4)


| 09/30/03 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | | | | | | | | | | | | |
|----------|--------------------|--------------------|--------------------|--------------------|--|------------------|------------------|-------------------|----------------------|-------------------|---------------------|--------------------|-----------------|-----------------|-------------------|-------------------|-------------------|----|---|--|--|--|--|--|-------------------|-------------------|-------------------|-------------------|---|
| A | I/O _{9L} | NC | V _{SS} | TDO | NC | A _{16L} | A _{12L} | A _{8L} | NC | V _{DD} | \overline{SEM}_L | \overline{INT}_L | A _{4L} | A _{0L} | OPT _L | NC | V _{SS} | A | | | | | | | | | | | |
| B | NC | V _{SS} | NC | TDI | A _{17L} | A _{13L} | A _{9L} | NC | \overline{CE}_{0L} | V _{SS} | \overline{BUSY}_L | A _{5L} | A _{1L} | V _{SS} | V _{DDQR} | I/O _{8L} | NC | B | | | | | | | | | | | |
| C | V _{DDQL} | I/O _{9R} | V _{DDQR} | V _{DD} | NC | A _{14L} | A _{10L} | \overline{UB}_L | CE _{1L} | V _{SS} | \overline{RW}_L | A _{6L} | A _{2L} | V _{DD} | I/O _{8R} | NC | V _{SS} | C | | | | | | | | | | | |
| D | NC | V _{SS} | I/O _{10L} | NC | A _{15L} | A _{11L} | A _{7L} | \overline{LB}_L | V _{DD} | \overline{OE}_L | NC | A _{3L} | V _{DD} | NC | V _{DDQL} | I/O _{7L} | I/O _{7R} | D | | | | | | | | | | | |
| E | I/O _{11L} | NC | V _{DDQR} | I/O _{10R} | 70V631BF BF-208 ⁽⁵⁾ 208-Ball BGA Top View ⁽⁶⁾ | | | | | | | | | | I/O _{6L} | NC | V _{SS} | NC | E | | | | | | | | | | |
| F | V _{DDQL} | I/O _{11R} | NC | V _{SS} | | | | | | | | | | | | | | | | | | | | | V _{SS} | I/O _{6R} | NC | V _{DDQR} | F |
| G | NC | V _{SS} | I/O _{12L} | NC | | | | | | | | | | | | | | | | | | | | | NC | V _{DDQL} | I/O _{5L} | NC | G |
| H | V _{DD} | NC | V _{DDQR} | I/O _{12R} | | | | | | | | | | | | | | | | | | | | | V _{DD} | NC | V _{SS} | I/O _{5R} | H |
| J | V _{DDQL} | V _{DD} | V _{SS} | V _{SS} | | | | | | | | | | | | | | | | | | | | | V _{SS} | V _{DD} | V _{SS} | V _{DDQR} | J |
| K | I/O _{14R} | V _{SS} | I/O _{13R} | V _{SS} | | | | | | | | | | | | | | | | | | | | | I/O _{3R} | V _{DDQL} | I/O _{4R} | V _{SS} | K |
| L | NC | I/O _{14L} | V _{DDQR} | I/O _{13L} | | | | | | | | | | | | | | | | | | | | | NC | I/O _{3L} | V _{SS} | I/O _{4L} | L |
| M | V _{DDQL} | NC | I/O _{15R} | V _{SS} | | | | | | | | | | | | | | | | | | | | | V _{SS} | NC | I/O _{2R} | V _{DDQR} | M |
| N | NC | V _{SS} | NC | I/O _{15L} | | | | | | | | | | | | | | | | | | | | | I/O _{1R} | V _{DDQL} | NC | I/O _{2L} | N |
| P | I/O _{16R} | I/O _{16L} | V _{DDQR} | NC | \overline{TRST} | A _{16R} | A _{12R} | A _{8R} | NC | V _{DD} | \overline{SEM}_R | \overline{INT}_R | A _{4R} | NC | I/O _{1L} | V _{SS} | NC | P | | | | | | | | | | | |
| R | V _{SS} | NC | I/O _{17R} | TCK | A _{17R} | A _{13R} | A _{9R} | NC | \overline{CE}_{0R} | V _{SS} | \overline{BUSY}_R | A _{5R} | A _{1R} | V _{SS} | V _{DDQL} | I/O _{8R} | V _{DDQR} | R | | | | | | | | | | | |
| T | NC | I/O _{17L} | V _{DDQL} | TMS | NC | A _{14R} | A _{10R} | \overline{UB}_R | CE _{1R} | V _{SS} | \overline{RW}_R | A _{6R} | A _{2R} | V _{SS} | NC | V _{SS} | NC | T | | | | | | | | | | | |
| U | V _{SS} | NC | V _{DD} | NC | A _{15R} | A _{11R} | A _{7R} | \overline{LB}_R | V _{DD} | \overline{OE}_R | \overline{MS} | A _{3R} | A _{0R} | V _{DD} | OPT _R | NC | I/O _{0L} | U | | | | | | | | | | | |

5622 tbl 02b

NOTES:

1. All V_{DD} pins must be connected to 3.3V power supply.
2. All V_{DDQ} pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V_{IH} (3.3V) and 2.5V if OPT pin for that port is set to V_{IL} (0V).
3. All V_{SS} pins must be connected to ground.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3,4,7) (con't.)



NOTES:

1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V) and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground.
4. Package body is approximately 14mm x 20mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
7. Due to the restricted number of pins, JTAG is not supported in the PK-128 package.

Pin Configuration^(1,2,3,4) (con't.)

70V631BC
BC-256⁽⁵⁾

256-Pin BGA
Top View⁽⁶⁾

09/30/03

| | | | | | | | | | | | | | | | |
|--------------|--------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| A1 NC | A2 TDI | A3 NC | A4 A17L | A5 A14L | A6 A11L | A7 A8L | A8 NC | A9 CE1L | A10 OEL | A11 INTL | A12 A5L | A13 A2L | A14 A0L | A15 NC | A16 NC |
| B1 NC | B2 NC | B3 TDO | B4 NC | B5 A15L | B6 A12L | B7 A9L | B8 UBL | B9 CE0L | B10 R/WL | B11 NC | B12 A4L | B13 A1L | B14 NC | B15 NC | B16 NC |
| C1 NC | C2 I/O9L | C3 VSS | C4 A16L | C5 A13L | C6 A10L | C7 A7L | C8 NC | C9 LBL | C10 SEML | C11 BUSYL | C12 A6L | C13 A3L | C14 OPTL | C15 NC | C16 I/O8L |
| D1 NC | D2 I/O9R | D3 NC | D4 VDD | D5 VDDQL | D6 VDDQL | D7 VDDQR | D8 VDDQR | D9 VDDQL | D10 VDDQL | D11 VDDQR | D12 VDDQR | D13 VDD | D14 NC | D15 NC | D16 I/O8R |
| E1 I/O10R | E2 I/O10L | E3 NC | E4 VDDQL | E5 VDD | E6 VDD | E7 VSS | E8 VSS | E9 VSS | E10 VSS | E11 VDD | E12 VDD | E13 VDDQR | E14 NC | E15 I/O7L | E16 I/O7R |
| F1 I/O11L | F2 NC | F3 I/O11R | F4 VDDQL | F5 VDD | F6 VSS | F7 VSS | F8 VSS | F9 VSS | F10 VSS | F11 VSS | F12 VDD | F13 VDDQR | F14 I/O6R | F15 NC | F16 I/O6L |
| G1 NC | G2 NC | G3 I/O12L | G4 VDDQR | G5 VSS | G6 VSS | G7 VSS | G8 VSS | G9 VSS | G10 VSS | G11 VSS | G12 VSS | G13 VDDQL | G14 I/O5L | G15 NC | G16 NC |
| H1 NC | H2 I/O12R | H3 NC | H4 VDDQR | H5 VSS | H6 VSS | H7 VSS | H8 VSS | H9 VSS | H10 VSS | H11 VSS | H12 VSS | H13 VDDQL | H14 NC | H15 NC | H16 I/O5R |
| J1 I/O13L | J2 I/O14R | J3 I/O13R | J4 VDDQL | J5 VSS | J6 VSS | J7 VSS | J8 VSS | J9 VSS | J10 VSS | J11 VSS | J12 VSS | J13 VDDQR | J14 I/O4R | J15 I/O3R | J16 I/O4L |
| K1 NC | K2 NC | K3 I/O14L | K4 VDDQL | K5 VSS | K6 VSS | K7 VSS | K8 VSS | K9 VSS | K10 VSS | K11 VSS | K12 VSS | K13 VDDQR | K14 NC | K15 NC | K16 I/O3L |
| L1 I/O15L | L2 NC | L3 I/O15R | L4 VDDQR | L5 VDD | L6 VSS | L7 VSS | L8 VSS | L9 VSS | L10 VSS | L11 VSS | L12 VDD | L13 VDDQL | L14 I/O2L | L15 NC | L16 I/O2R |
| M1 I/O16R | M2 I/O16L | M3 NC | M4 VDDQR | M5 VDD | M6 VDD | M7 VSS | M8 VSS | M9 VSS | M10 VSS | M11 VDD | M12 VDD | M13 VDDQL | M14 I/O1R | M15 I/O1L | M16 NC |
| N1 NC | N2 I/O17R | N3 NC | N4 VDD | N5 VDDQR | N6 VDDQR | N7 VDDQL | N8 VDDQL | N9 VDDQR | N10 VDDQR | N11 VDDQL | N12 VDDQL | N13 VDD | N14 NC | N15 I/O0R | N16 NC |
| P1 NC | P2 I/O17L | P3 TMS | P4 A16R | P5 A13R | P6 A10R | P7 A7R | P8 NC | P9 LBR | P10 SEMR | P11 BUSYR | P12 A6R | P13 A3R | P14 NC | P15 NC | P16 I/O0L |
| R1 NC | R2 NC | R3 TRST | R4 NC | R5 A15R | R6 A12R | R7 A9R | R8 UBR | R9 CE0R | R10 R/WR | R11 M/S | R12 A4R | R13 A1R | R14 OPTR | R15 NC | R16 NC |
| T1 NC | T2 TCK | T3 NC | T4 A17R | T5 A14R | T6 A11R | T7 A8R | T8 NC | T9 CE1R | T10 OER | T11 INTR | T12 A5R | T13 A2R | T14 A0R | T15 NC | T16 NC |

5622 drw 02c

NOTES:

1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Names

| Left Port | Right Port | Names |
|----------------------------------|----------------------------------|--|
| \overline{CE}_{0L} , CE_{1L} | \overline{CE}_{0R} , CE_{1R} | Chip Enables |
| R/\overline{WL} | R/\overline{WR} | Read/Write Enable |
| \overline{OE}_L | \overline{OE}_R | Output Enable |
| A_{0L} - A_{17L} | A_{0R} - A_{17R} | Address |
| I/O_{0L} - I/O_{17L} | I/O_{0R} - I/O_{17R} | Data Input/Output |
| \overline{SEM}_L | \overline{SEM}_R | Semaphore Enable |
| INT_L | INT_R | Interrupt Flag |
| \overline{BUSY}_L | \overline{BUSY}_R | Busy Flag |
| \overline{UB}_L | \overline{UB}_R | Upper Byte Select |
| \overline{LB}_L | \overline{LB}_R | Lower Byte Select |
| V_{DDQL} | V_{DDQR} | Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ |
| OPT_L | OPT_R | Option for selecting V_{DDQX} ^(1,2) |
| M/\overline{S} | | Master or Slave Select |
| V_{DD} | | Power (3.3V) ⁽¹⁾ |
| V_{SS} | | Ground (0V) |
| TDI | | Test Data Input |
| TDO | | Test Data Output |
| TCK | | Test Logic Clock (10MHz) |
| TMS | | Test Mode Select |
| \overline{TRST} | | Reset (Initialize TAP Controller) |

5622 tbl 01

NOTES:

1. V_{DD} , OPT_x , and V_{DDQX} must be set to appropriate operating levels prior to applying inputs on I/O_x .
2. OPT_x selects the operating voltage levels for the I/O s and controls on that port. If OPT_x is set to V_{IH} (3.3V), then that port's I/O s and controls will operate at 3.3V levels and V_{DDQX} must be supplied at 3.3V. If OPT_x is set to V_{IL} (0V), then that port's I/O s and controls will operate at 2.5V levels and V_{DDQX} must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.

Truth Table I—Read/Write and Enable Control⁽¹⁾

| \overline{OE} | \overline{SEM} | $\overline{CE_0}$ | CE_1 | \overline{UB} | \overline{LB} | R/ \overline{W} | Byte 1 I/O ₉₋₁₇ | Byte 0 I/O ₀₋₈ | MODE |
|-----------------|------------------|-------------------|--------|-----------------|-----------------|-------------------|-------------------------------|------------------------------|-----------------------|
| X | H | H | X | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | H | X | L | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | H | L | H | H | H | X | High-Z | High-Z | Both Bytes Deselected |
| X | H | L | H | H | L | L | High-Z | D _{IN} | Write to Byte 0 Only |
| X | H | L | H | L | H | L | D _{IN} | High-Z | Write to Byte 1 Only |
| X | H | L | H | L | L | L | D _{IN} | D _{IN} | Write to Both Bytes |
| L | H | L | H | H | L | H | High-Z | D _{OUT} | Read Byte 0 Only |
| L | H | L | H | L | H | H | D _{OUT} | High-Z | Read Byte 1 Only |
| L | H | L | H | L | L | H | D _{OUT} | D _{OUT} | Read Both Bytes |
| H | H | L | H | L | L | X | High-Z | High-Z | Outputs Disabled |

5622 tbl 02

NOTE:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.

Truth Table II – Semaphore Read/Write Control⁽¹⁾

| Inputs ⁽¹⁾ | | | | | | Outputs | | Mode |
|-----------------------|-------------------|-----------------|-----------------|-----------------|------------------|---------------------|---------------------|--|
| \overline{CE} | R/ \overline{W} | \overline{OE} | \overline{UB} | \overline{LB} | \overline{SEM} | I/O ₁₋₁₇ | I/O ₀ | |
| H | H | L | L | L | L | DATA _{OUT} | DATA _{OUT} | Read Data in Semaphore Flag ⁽³⁾ |
| H | ↑ | X | X | L | L | X | DATA _{IN} | Write I/O ₀ into Semaphore Flag |
| L | X | X | X | X | L | — | — | Not Allowed |

5622 tbl 03

NOTE:

- There are eight semaphore flags written to I/O₀ and read from all the I/Os (I/O₀-I/O₁₇). These eight semaphore flags are addressed by A₀-A₂.
- $\overline{CE} = L$ occurs when $\overline{CE_0} = V_{IL}$ and $CE_1 = V_{IH}$.
- Each byte is controlled by the respective \overline{UB} and \overline{LB} . To read data \overline{UB} and/or $\overline{LB} = V_{IL}$.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Ambient Temperature | GND | V _{DD} |
|------------|---------------------|-----|------------------|
| Commercial | 0°C to +70°C | 0V | 3.3V \pm 150mV |
| Industrial | -40°C to +85°C | 0V | 3.3V \pm 150mV |

5622 tbl 04

NOTE:

1. This is the parameter T_A. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------------------|--------------------------------------|-------------------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | 50 | mA |

5622 tbl 05

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{DD} + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to $\leq 20\text{mA}$ for the period of V_{TERM} \geq V_{DD} + 150mV.

Capacitance⁽¹⁾

(T_A = +25°C, F = 1.0MHz) TQFP ONLY

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|---------------------------------|--------------------|---------------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 3dV | 8 | pF |
| C _{OUT} ⁽³⁾ | Output Capacitance | V _{OUT} = 3dV | 10.5 | pF |

5622 tbl 08

NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C_{OUT} also references C_{IO}.

Recommended DC Operating Conditions with V_{DDQ} at 2.5V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|------------------|--|---------------------|------|---|------|
| V _{DD} | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| V _{DDQ} | I/O Supply Voltage ⁽³⁾ | 2.4 | 2.5 | 2.6 | V |
| V _{SS} | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage ⁽³⁾ (Address & Control Inputs) | 1.7 | — | V _{DDQ} + 100mV ⁽²⁾ | V |
| V _{IH} | Input High Voltage - I/O ⁽³⁾ | 1.7 | — | V _{DDQ} + 100mV ⁽²⁾ | V |
| V _{IL} | Input Low Voltage | -0.5 ⁽¹⁾ | — | 0.7 | V |

5622 tbl 06

NOTES:

1. V_{IL} \geq -1.5V for pulse width less than 10 ns.
2. V_{TERM} must not exceed V_{DDQ} + 100mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IL} (0V), and V_{DDQX} for that port must be supplied as indicated above.

Recommended DC Operating Conditions with V_{DDQ} at 3.3V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|------------------|--|---------------------|------|---|------|
| V _{DD} | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| V _{DDQ} | I/O Supply Voltage ⁽³⁾ | 3.15 | 3.3 | 3.45 | V |
| V _{SS} | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage (Address & Control Inputs) ⁽³⁾ | 2.0 | — | V _{DDQ} + 150mV ⁽²⁾ | V |
| V _{IH} | Input High Voltage - I/O ⁽³⁾ | 2.0 | — | V _{DDQ} + 150mV ⁽²⁾ | V |
| V _{IL} | Input Low Voltage | -0.3 ⁽¹⁾ | — | 0.8 | V |

5622 tbl 07

NOTES:

1. V_{IL} \geq -1.5V for pulse width less than 10 ns.
2. V_{TERM} must not exceed V_{DDQ} + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V_{IH} (3.3V), and V_{DDQX} for that port must be supplied as indicated above.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 150mV$)

| Symbol | Parameter | Test Conditions | 70V631S | | Unit |
|-----------------|--------------------------------------|--|---------|------|---------|
| | | | Min. | Max. | |
| $ I_{LI} $ | Input Leakage Current ⁽¹⁾ | $V_{DDQ} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DDQ}$ | — | 10 | μA |
| $ I_{LO} $ | Output Leakage Current | $\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{DDQ}$ | — | 10 | μA |
| $V_{OL} (3.3V)$ | Output Low Voltage ⁽²⁾ | $I_{OL} = +4mA, V_{DDQ} = \text{Min.}$ | — | 0.4 | V |
| $V_{OH} (3.3V)$ | Output High Voltage ⁽²⁾ | $I_{OH} = -4mA, V_{DDQ} = \text{Min.}$ | 2.4 | — | V |
| $V_{OL} (2.5V)$ | Output Low Voltage ⁽²⁾ | $I_{OL} = +2mA, V_{DDQ} = \text{Min.}$ | — | 0.4 | V |
| $V_{OH} (2.5V)$ | Output High Voltage ⁽²⁾ | $I_{OH} = -2mA, V_{DDQ} = \text{Min.}$ | 2.0 | — | V |

NOTE:

- At $V_{DD} \leq -2.0V$ input leakages are undefined.
- V_{DDQ} is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

5622 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($V_{DD} = 3.3V \pm 150mV$)

| Symbol | Parameter | Test Condition | Version | 70V631S10 Com'l Only | | 70V631S12 Com'l & Ind | | 70V631S15 Com'l | | Unit |
|-----------|---|--|---------|-------------------------|------|--------------------------|------|---------------------|------|------|
| | | | | Typ. ⁽⁴⁾ | Max. | Typ. ⁽⁴⁾ | Max. | Typ. ⁽⁴⁾ | Max. | |
| I_{DD} | Dynamic Operating Current (Both Ports Active) | $\overline{CE}_L \text{ and } \overline{CE}_R = V_{IL}, \text{ Outputs Disabled, } f = f_{MAX}^{(1)}$ | COM'L S | 340 | 500 | 315 | 465 | 300 | 440 | mA |
| | | | IND S | — | — | 365 | 515 | — | — | |
| I_{SB1} | Standby Current (Both Ports - TTL Level Inputs) | $\overline{CE}_L = \overline{CE}_R = V_{IH}, f = f_{MAX}^{(1)}$ | COM'L S | 115 | 165 | 90 | 125 | 75 | 100 | mA |
| | | | IND S | — | — | 115 | 150 | — | — | |
| I_{SB2} | Standby Current (One Port - TTL Level Inputs) | $\overline{CE}^*A^* = V_{IL} \text{ and } \overline{CE}^*B^* = V_{IH}^{(5)}, \text{ Active Port Outputs Disabled, } f = f_{MAX}^{(1)}$ | COM'L S | 225 | 340 | 200 | 325 | 175 | 315 | mA |
| | | | IND S | — | — | 225 | 365 | — | — | |
| I_{SB3} | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{DDQ} - 0.2V, V_{IN} \geq V_{DDQ} - 0.2V \text{ or } V_{IN} \leq 0.2V, f = 0^{(2)}$ | COM'L S | 3 | 15 | 3 | 15 | 3 | 15 | mA |
| | | | IND S | — | — | 6 | 15 | — | — | |
| I_{SB4} | Full Standby Current (One Port - CMOS Level Inputs) | $\overline{CE}^*A^* \leq 0.2V \text{ and } \overline{CE}^*B^* \geq V_{DDQ} - 0.2V^{(5)}, V_{IN} \geq V_{DDQ} - 0.2V \text{ or } V_{IN} \leq 0.2V, \text{ Active Port, Outputs Disabled, } f = f_{MAX}^{(1)}$ | COM'L S | 220 | 335 | 195 | 320 | 170 | 310 | mA |
| | | | IND S | — | — | 220 | 360 | — | — | |

NOTES:

- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{rc}$, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 3.3V, T_A = 25^\circ C$ for Typ, and are not production tested. $I_{DD} DC(f=0) = 120mA$ (Typ).
- $\overline{CE}_X = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
 $\overline{CE}_X = V_{IH}$ means $\overline{CE}_{0X} = V_{IH}$ or $CE_{1X} = V_{IL}$
 $\overline{CE}_X \leq 0.2V$ means $\overline{CE}_{0X} \leq 0.2V$ and $CE_{1X} \geq V_{DDQ} - 0.2V$
 $\overline{CE}_X \geq V_{DDQ} - 0.2V$ means $\overline{CE}_{0X} \geq V_{DDQ} - 0.2V$ or $CE_{1X} \leq 0.2V$
 "X" represents "L" for left port or "R" for right port.

5622 tbl 10

AC Test Conditions ($V_{DDQ} = 3.3V/2.5V$)

| | |
|-------------------------------|---------------------------|
| Input Pulse Levels | GND to 3.0V / GND to 2.5V |
| Input Rise/Fall Times | 2ns Max. |
| Input Timing Reference Levels | 1.5V/1.25V |
| Output Reference Levels | 1.5V/1.25V |
| Output Load | Figures 1 and 2 |

5622 tbl 11




Figure 1. AC Output Test load.

5622 drw 03






Figure 2. Output Test Load



5622 drw 04

Figure 2. Output Test Load
 (For t_{CKLZ}, t_{CKHZ}, t_{OLZ}, and t_{OHZ}).
 *Including scope and jig.



5622 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾

| Symbol | Parameter | 70V631S10 Com'l Only | | 70V631S12 Com'l & Ind | | 70V631S15 Com'l | | Unit |
|------------|---|-------------------------|------|--------------------------|------|--------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | | |
| tRC | Read Cycle Time | 10 | — | 12 | — | 15 | — | ns |
| tAA | Address Access Time | — | 10 | — | 12 | — | 15 | ns |
| tACE | Chip Enable Access Time ⁽³⁾ | — | 10 | — | 12 | — | 15 | ns |
| tABE | Byte Enable Access Time ⁽³⁾ | — | 5 | — | 6 | — | 7 | ns |
| tAOE | Output Enable Access Time | — | 5 | — | 6 | — | 7 | ns |
| tOH | Output Hold from Address Change | 3 | — | 3 | — | 3 | — | ns |
| tLZ | Output Low-Z Time ^(1,2) | 0 | — | 0 | — | 0 | — | ns |
| tHZ | Output High-Z Time ^(1,2) | 0 | 4 | 0 | 6 | 0 | 8 | ns |
| tPU | Chip Enable to Power Up Time ⁽²⁾ | 0 | — | 0 | — | 0 | — | ns |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | — | 10 | — | 10 | — | 15 | ns |
| tSOP | Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM}) | — | 4 | — | 6 | — | 8 | ns |
| tSAA | Semaphore Address Access Time | 3 | 10 | 3 | 12 | 3 | 20 | ns |

5622 tbl 12

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾


| Symbol | Parameter | 70V631S10 Com'l Only | | 70V631S12 Com'l & Ind | | 70V631S15 Com'l | | Unit |
|-------------------|--|-------------------------|------|-----------------------------|------|--------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| WRITE CYCLE | | | | | | | | |
| t _{WC} | Write Cycle Time | 10 | — | 12 | — | 15 | — | ns |
| t _{EW} | Chip Enable to End-of-Write ⁽³⁾ | 8 | — | 10 | — | 12 | — | ns |
| t _{AW} | Address Valid to End-of-Write | 8 | — | 10 | — | 12 | — | ns |
| t _{AS} | Address Set-up Time ⁽³⁾ | 0 | — | 0 | — | 0 | — | ns |
| t _{WP} | Write Pulse Width | 8 | — | 10 | — | 12 | — | ns |
| t _{WR} | Write Recovery Time | 0 | — | 0 | — | 0 | — | ns |
| t _{DW} | Data Valid to End-of-Write | 6 | — | 8 | — | 10 | — | ns |
| t _{DH} | Data Hold Time ⁽⁴⁾ | 0 | — | 0 | — | 0 | — | ns |
| t _{WZ} | Write Enable to Output in High-Z ^(1,2) | — | 4 | — | 4 | — | 4 | ns |
| t _{OW} | Output Active from End-of-Write ^(1,2,4) | 0 | — | 0 | — | 0 | — | ns |
| t _{SWRD} | \overline{SEM} Flag Write to Read Time | 5 | — | 5 | — | 5 | — | ns |
| t _{SPS} | \overline{SEM} Flag Contention Window | 5 | — | 5 | — | 5 | — | ns |

NOTES:

5622 tbl 13

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 5 for details.


Waveform of Read Cycles⁽⁵⁾




NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} or \overline{UB} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = V_{IH}$.

Timing of Power-Up Power-Down




Timing Waveform of Write Cycle No. 1, R/\overline{W} Controlled Timing^(1,5,8)



5622 drw 08

Timing Waveform of Write Cycle No. 2, \overline{CE} Controlled Timing^(1,5)




5622 drw 09

NOTES:

1. R/\overline{W} or \overline{CE} or \overline{BEn} = V_{IH} during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a \overline{CE} = V_{IL} and a R/\overline{W} = V_{IL} for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} = V_{IL} transition occurs simultaneously with or after the R/\overline{W} = V_{IL} transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If \overline{OE} = V_{IL} during R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} = V_{IH} during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. To access RAM, \overline{CE} = V_{IL} and \overline{SEM} = V_{IH} . To access semaphore, \overline{CE} = V_{IH} and \overline{SEM} = V_{IL} . t_{EW} must be met for either condition.

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




5622 drw 10

NOTES:

1. $\overline{CE} = V_{IH}$ or \overline{UB} and $\overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). Refer also to Truth Table II for appropriate $\overline{UB}/\overline{LB}$ controls.
2. "DATAOUT VALID" represents all I/O's (I/O₀ - I/O₁₇) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



5622 drw 11

NOTES:

1. $DOR = DOL = V_{IL}$, $\overline{CE_L} = \overline{CE_R} = V_{IH}$. Refer also to Truth Table II for appropriate $\overline{UB}/\overline{LB}$ controls.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
3. This parameter is measured from $R/W-A$ or $SEM-A$ going HIGH to $R/W-B$ or $SEM-B$ going HIGH.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

| Symbol | Parameter | 70V631S10 Com'l Only | | 70V631S12 Com'l & Ind | | 70V631S15 Com'l | | Unit |
|---------------------------|--|-------------------------|------|--------------------------|------|--------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| BUSY TIMING (M/S=VIH) | | | | | | | | |
| tBAA | BUSY Access Time from Address Match | — | 10 | — | 12 | — | 15 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | — | 10 | — | 12 | — | 15 | ns |
| tBAC | BUSY Access Time from Chip Enable Low | — | 10 | — | 12 | — | 15 | ns |
| tBDC | BUSY Disable Time from Chip Enable High | — | 10 | — | 12 | — | 15 | ns |
| tAPS | Arbitration Priority Set-up Time ⁽²⁾ | 5 | — | 5 | — | 5 | — | ns |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | — | 10 | — | 12 | — | 15 | ns |
| tWH | Write Hold After BUSY ⁽⁵⁾ | 8 | — | 10 | — | 12 | — | ns |
| BUSY TIMING (M/S=VIL) | | | | | | | | |
| tWB | BUSY Input to Write ⁽⁴⁾ | 0 | — | 0 | — | 0 | — | ns |
| tWH | Write Hold After BUSY ⁽⁵⁾ | 8 | — | 10 | — | 12 | — | ns |
| PORT-TO-PORT DELAY TIMING | | | | | | | | |
| tWDD | Write Pulse to Data Delay ⁽¹⁾ | — | 22 | — | 25 | — | 30 | ns |
| tDDD | Write Data Valid to Read Data Delay ⁽¹⁾ | — | 20 | — | 22 | — | 25 | ns |

5622 tbl 14

NOTES:


- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and \overline{BUSY} ($M/\bar{S} = V_{IH}$)".
- To ensure that the earlier of the two ports wins.
- t_{BDD} is a calculated parameter and is the greater of the Max. spec, t_{WDD} – t_{WP} (actual), or t_{DDD} – t_{WD} (actual).
- To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- To ensure that a write cycle is completed on port "B" after contention on port "A".

Timing Waveform of Write with Port-to-Port Read and **BUSY** ($M/\bar{S} = V_{IH}$)^(2,4,5)

5622 drw 12

NOTES:

1. To ensure that the earlier of the two ports wins. t_{APS} is ignored for $M/\bar{S} = V_{IL}$ (SLAVE).
2. $\bar{CE}_L = \bar{CE}_R = V_{IL}$.
3. $\bar{OE} = V_{IL}$ for the reading port.
4. If $M/\bar{S} = V_{IL}$ (slave), \bar{BUSY} is an input. Then for this example $\bar{BUSY}'A = V_{IH}$ and $\bar{BUSY}'B$ input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


Timing Waveform of Write with **BUSY** ($M/\bar{S} = V_{IL}$)

5622 drw 13


NOTES:

1. t_{WH} must be met for both \bar{BUSY} input (SLAVE) and output (MASTER).
2. \bar{BUSY} is asserted on port "B" blocking $R/\bar{W}'B$, until $\bar{BUSY}'B$ goes HIGH.
3. t_{WB} is only for the 'slave' version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing ($M/\overline{S} = V_{IH}$)⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing ($M/\overline{S} = V_{IH}$)⁽¹⁾



NOTES:


1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If tAPS is not satisfied, the **BUSY** signal will be asserted on one side or another but there is no guarantee on which side **BUSY** will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


| | | 70V631S10 Com'l Only | | 70V631S12 Com'l & Ind | | 70V631S15 Com'l | | |
|------------------|----------------------|-------------------------|------|-----------------------------|------|--------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| INTERRUPT TIMING | | | | | | | | |
| tAS | Address Set-up Time | 0 | — | 0 | — | 0 | — | ns |
| tWR | Write Recovery Time | 0 | — | 0 | — | 0 | — | ns |
| tINS | Interrupt Set Time | — | 10 | — | 12 | — | 15 | ns |
| tINR | Interrupt Reset Time | — | 10 | — | 12 | — | 15 | ns |

5622 tbl 15

Waveform of Interrupt Timing⁽¹⁾



5622 drw 16



5622 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. Refer to Interrupt Truth Table.
3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
4. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is deasserted first.

Truth Table III — Interrupt Flag^(1,4)

| Left Port | | | | | Right Port | | | | | Function |
|--------------------|-------------------|-------------------|----------|--------------------|--------------------|-------------------|-------------------|----------|--------------------|-------------------------------------|
| R/\overline{W}_L | \overline{CE}_L | \overline{OE}_L | A17L-A0L | \overline{INT}_L | R/\overline{W}_R | \overline{CE}_R | \overline{OE}_R | A17R-A0R | \overline{INT}_R | |
| L | L | X | 3FFFF | X | X | X | X | X | L ⁽²⁾ | Set Right \overline{INT}_R Flag |
| X | X | X | X | X | X | L | L | 3FFFF | H ⁽³⁾ | Reset Right \overline{INT}_R Flag |
| X | X | X | X | L ⁽³⁾ | L | L | X | 3FFFE | X | Set Left \overline{INT}_L Flag |
| X | L | L | 3FFFE | H ⁽²⁾ | X | X | X | X | X | Reset Left \overline{INT}_L Flag |

NOTES:

1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
2. If $\overline{BUSY}_L = V_{IL}$, then no change.
3. If $\overline{BUSY}_R = V_{IL}$, then no change.
4. \overline{INT}_L and \overline{INT}_R must be initialized at power-up.

5622 tbl 16

Truth Table IV —
Address **BUSY** Arbitration

| Inputs | | | Outputs | | Function |
|-------------------|-------------------|----------------------|---------------------------|---------------------------|------------------------------|
| \overline{CE}_L | \overline{CE}_R | A0L-A17L A0R-A17R | $\overline{BUSY}_L^{(1)}$ | $\overline{BUSY}_R^{(1)}$ | |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ |

5622 tbl 17

NOTES:

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY} outputs on the IDT70V631 are push-pull, not open drain outputs. On slaves the \overline{BUSY} input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = LOW will result. \overline{BUSY}_L and \overline{BUSY}_R outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

| Functions | D0 - D17 Left | D0 - D17 Right | Status |
|------------------------------------|---------------|----------------|--|
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

5622 tbl 18

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V631.
2. There are eight semaphore flags written to via I/O₀ and read from all I/O's (I/O₀-I/O₁₇). These eight semaphores are addressed by A₀ - A₇.
3. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V631 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V631 has an automatic power down feature controlled by \overline{CE} . The \overline{CE}_0 and \overline{CE}_1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = \text{HIGH}$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is asserted when the right port writes to memory location

3FFFE (HEX), where a write is defined as $\overline{CE}_R = R/\overline{W}_R = V_{IL}$ per the Truth Table. The left port clears the interrupt through access of address location 3FFFE when $\overline{CE}_L = \overline{OE}_L = V_{IL}$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INT}_R) is asserted when the left port writes to memory location 3FFFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFFF. The message (18 bits) at 3FFFE or 3FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFFE and 3FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of $\overline{\text{BUSY}}$ logic is not desirable, the $\overline{\text{BUSY}}$ logic can be disabled by placing the part in slave mode with the $\overline{\text{M/S}}$ pin. Once in slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The $\overline{\text{BUSY}}$ outputs on the IDT70V631 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{\text{BUSY}}$ indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V631 RAMs.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V631 RAM array in width while using $\overline{\text{BUSY}}$ logic, one master part is used to decide which side of the RAMs array will receive a $\overline{\text{BUSY}}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{\text{BUSY}}$ signal as a write inhibit signal. Thus on the IDT70V631 RAM the $\overline{\text{BUSY}}$ pin is an output if the part is used as a master ($\overline{\text{M/S}}$ pin = V_{IH}), and the $\overline{\text{BUSY}}$ pin is an input if the part used as a slave ($\overline{\text{M/S}}$ pin = V_{IL}) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{\text{BUSY}}$ arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with the $\overline{\text{R/W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V631 is an extremely fast Dual-Port 256K x 18 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70V631 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V631s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V631 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V631 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{CE}}$, R/W and $\overline{\text{LB}}/\overline{\text{UB}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore, byte select ($\overline{\text{SEM}}$, $\overline{\text{LB}}/\overline{\text{UB}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change. However, during reads $\overline{\text{LB}}$ and $\overline{\text{UB}}$ function only as an output for semaphore. They do not have any influence on the semaphore control logic.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in

question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will




Figure 4. IDT70V631 Semaphore Logic

5622 drw 19


continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

JTAG Timing Specifications



5622 drw 20

NOTES:

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics^(1,2,3,4)

| Symbol | Parameter | | | |
|-------------------|-------------------------|------|------------------|-------|
| | | Min. | Max. | Units |
| t _{JCYC} | JTAG Clock Input Period | 100 | — | ns |
| t _{JCH} | JTAG Clock HIGH | 40 | — | ns |
| t _{JCL} | JTAG Clock Low | 40 | — | ns |
| t _{JR} | JTAG Clock Rise Time | — | 3 ⁽¹⁾ | ns |
| t _{JF} | JTAG Clock Fall Time | — | 3 ⁽¹⁾ | ns |
| t _{JRST} | JTAG Reset | 50 | — | ns |
| t _{JRSR} | JTAG Reset Recovery | 50 | — | ns |
| t _{JCD} | JTAG Data Output | — | 25 | ns |
| t _{JDC} | JTAG Data Output Hold | 0 | — | ns |
| t _{JS} | JTAG Setup | 15 | — | ns |
| t _{JH} | JTAG Hold | 15 | — | ns |

5622 tbl 19

NOTES:

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

| Instruction Field | Value | Description |
|-----------------------------------|-------|--|
| Revision Number (31:28) | 0x0 | Reserved for version number |
| IDT Device ID (27:12) | 0x304 | Defines IDT part number |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register |

5622 tbl 20

Scan Register Sizes

| Register Name | Bit Size |
|----------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| Identification (IDR) | 32 |
| Boundary Scan (BSR) | Note (3) |

5622 tbl 21

System Interface Parameters


| Instruction | Code | Description |
|----------------|-----------------|---|
| EXTEST | 0000 | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. |
| BYPASS | 1111 | Places the bypass register (BYR) between TDI and TDO. |
| IDCODE | 0010 | Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0100 | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. |
| CLAMP | 0011 | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. |
| SAMPLE/PRELOAD | 0001 | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. |
| RESERVED | All other codes | Several combinations are reserved. Do not use codes other than those identified above. |

5622 tbl 22

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

Ordering Information



5622 drw 21

NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
2. Green parts available for specific speeds, packages and powers contact your local sales office.
LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History:

| | |
|-----------|--|
| 06/01/00: | Initial Public Offering |
| 08/07/00: | Page 6, 13 & 20 Inserted additional \overline{LB} and \overline{UB} information |
| 06/20/01: | Page 1 Added JTAG information for TQFP package Page 14 Increased \overline{BUSY} TIMING parameters t_{BDA} , t_{BAC} , t_{BDC} and t_{BDD} for all speeds Page 21 Changed maximum value for JTAG AC Electrical Characteristics for t_{LCD} from 20ns to 25ns |
| 08/08/01: | Page 3 Corrected pin 4 designation error from A17R to A17L on PK-128 pinout |
| 10/01/03: | Removed Preliminary status Page 2, 3 & 4 Added date revision for pin configurations Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Tables Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote to ordering information |
| | Page 1 & 23 Replaced TM logo with ® logo |
| 07/25/08: | Page 8 Corrected a typo in the DC Chars table |
| 01/29/09: | Page 23 Removed "IDT" from orderable part number |
| 10/23/13: | Page 1 Added green availability to Features Page 23 Added green and T&R indicators to ordering information |
| 12/15/17: | Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018 |



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
408-284-2794
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

[70V631S15BC8](#) [70V631S15BF8](#) [70V631S10BCG](#) [70V631S10BFG](#) [70V631S10PRF](#) [70V631S12BFI8](#)
[70V631S15PRF](#) [70V631S12BC](#) [70V631S12BF](#) [70V631S10BF](#) [70V631S10BC](#) [70V631S15BF](#) [70V631S15BC](#)
[70V631S12BFGI](#) [70V631S12PRFGI](#) [70V631S12PRF](#) [70V631S12BCI](#) [70V631S12BFI](#) [70V631S10BCG8](#)
[70V631S12BFGI8](#) [70V631S12PRFI](#) [70V631S10BC8](#) [70V631S10BF8](#) [70V631S10BFG8](#) [70V631S10PRFG](#)
[70V631S15PRF8](#) [70V631S12BCI8](#) [70V631S12PRFI8](#) [70V631S10PRF8](#) [70V631S12BC8](#) [70V631S12BF8](#)
[70V631S12PRF8](#)

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9