SST39VF1601C/SST39VF1602C

16 Mbit (x16) Multi-Purpose Flash Plus

The SST39VF1601C / SST39VF1602C devices are 1M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with SST proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF1601C / SST39VF1602C write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories.

1.0   FEATURES

- Organized as 1M x16: SST39VF1601C/1602C
- Single Voltage Read and Write Operations
  - 2.7-3.6V
- Superior Reliability
  - Endurance: 100,000 Cycles (Typical)
  - Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
  - Active Current: 9 mA (typical)
  - Standby Current: 3 µA (typical)
  - Auto Low Power Mode: 3 µA (typical)
- Hardware Block-Protection/WP# Input Pin
  - Top Block-Protection (top 8 KWord)
  - Bottom Block-Protection (bottom 8 KWord)
- Sector-Erase Capability
  - Uniform 2 KWord sectors
- Block-Erase Capability
  - Flexible block architecture; one 8-, two 4-, one 16-, and thirty one 32-KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)
- Latched Address and Data
- Security-ID Feature
  - SST: 128 bits; User: 128 words
- Fast Read Access Time:
  - 70 ns
- Fast Erase and Word-Program:
  - Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 40 ms (typical)
  - Word-Program Time: 7 µs (typical)
- Automatic Write Timing
  - Internal V_{PP} Generation
- End-of-Write Detection
  - Toggle Bits

- Data# Polling
- Ready/Busy# Pin
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 48-lead TSOP (12mm x 20mm)
  - 48-ball TFBGA (6mm x 8mm)
  - 48-ball WFBGA (4mm x 6mm)
- All devices are RoHS compliant

2.0   PRODUCT DESCRIPTION

The SST39VF1601C and SST39VF1602C devices are 1M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with SST proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF160xC writes (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories.

Featuring high performance Word-Program, the SST39VF1601C/1602C devices provide a typical Word-Program time of 7 µsec. These devices use Toggle Bit, Data# Polling, or the RY/BY# pin to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF1601C/1602C devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during

Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/ Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39VF1601C/1602C are offered in 48-lead TSOP, 48-ball TFBGA, and 48-ball WFBGA packages. See Figures 4-1, 4-2, and 4-3 for pin assignments.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

> **http://www.microchip.com**

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; **http://www.microchip.com**
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at **www.microchip.com** to receive the most current information on all of our products.

3.0   BLOCK DIAGRAM

FIGURE 3-1:   **FUNCTIONAL BLOCK DIAGRAM**

4.0   PIN ASSIGNMENTS

A15	1
A14	2
A13	3
A12	4
A11	5
A10	6
A9	7
A8	8
A19	9
NC	10
WE#	11
RST#	12
NC	13
WP#	14
RY/BY#	15
A18	16
A17	17
A7	18
A6	19
A5	20
A4	21
A3	22
A2	23
A1	24

Standard Pinout
Top View
Die Up

48	A16
47	NC
46	V_{SS}
45	DQ15
44	DQ7
43	DQ14
42	DQ6
41	DQ13
40	DQ5
39	DQ12
38	DQ4
37	V_{DD}
36	DQ11
35	DQ3
34	DQ10
33	DQ2
32	DQ9
31	DQ1
30	DQ8
29	DQ0
28	OE#
27	V_{SS}
26	CE#
25	A0

1380 48-tsop P01.0

FIGURE 4-1:   PIN ASSIGNMENTS FOR 48-LEAD TSOP

TOP VIEW   (balls facing down)

SST39VF1601C/1602C

	A	B	C	D	E	F	G	H
6	A13	A12	A14	A15	A16	NC	DQ15	V$_{SS}$
5	A9	A8	A10	A11	DQ7	DQ14	DQ13	DQ6
4	WE#	RST#	NC	A19	DQ5	DQ12	V$_{DD}$	DQ4
3	RY/BY#	WP#	A18	NC	DQ2	DQ10	DQ11	DQ3
2	A7	A17	A6	A5	DQ0	DQ8	DQ9	DQ1
1	A3	A4	A2	A1	A0	CE#	OE#	V$_{SS}$

1380 48-tfbga B3K P02.0

FIGURE 4-2: **PIN ASSIGNMENTS FOR 48-BALL TFBGA**

TOP VIEW   (balls facing down)

SST39WF160xC

	A	B	C	D	E	F	G	H	J	K	L
6	A2	A4	A6	A17	NC	NC	WE#	RST#	A9	A11	
5	A1	A3	A7	WP#				RY/BY#	A10	A13	A14
4	A0	A5	A18						A8	A12	A15
3	CE#	DQ8	DQ10						DQ4	DQ11	A16
2	V$_{SS}$	OE#	DQ9	A19				NC	DQ5	DQ6	DQ7
1		DQ0	DQ1	DQ2	DQ3	V$_{DD}$	DQ12	DQ13	DQ14	DQ15	V$_{SS}$

1380 48-wfbga MAQ P03.0

FIGURE 4-3: **PIN ASSIGNMENTS FOR 48-BALL WFBGA**

TABLE 4-1:   PIN DESCRIPTION

Symbol	Pin Name	Functions
A_{MS}[1]-A_0	Address Inputs	To provide memory addresses. During Sector-Erase A_{MS}-A_{11} address lines will select the sector. During Block-Erase A_{MS}-A_{15} address lines will select the block.
DQ_{15}-DQ_0	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide power supply voltage: 2.7-3.6V
V_{SS}	Ground	
NC	No Connection	Unconnected pins.
RY/BY#	Ready/Busy#	To output the status of a Program or Erase operation RY/BY# is a open drain output, so a 10KΩ - 100KΩ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.

1. A_{MS} = Most significant address
    A_{MS} = A_{19}

TABLE 4-2:   TOP/BOTTOM BOOT BLOCK ADDRESS

Top Boot Block Address SST39VF1602C				Bottom Boot Block Address SST39VF1601C		
#	Size (KWord)	Address Range		#	Size (KWord)	Address Range
34	8	FE000H-FFFFFH		34	32	F8000H-FFFFFH
33	4	FD000H-FDFFFH		33	32	F0000H-F7FFFH
32	4	FC000H-FCFFFH		32	32	E8000H-EFFFFH
31	16	F8000H-FBFFFH		31	32	E0000H-E7FFFH
30	32	F0000H-F7FFFH		30	32	D8000H-DFFFFH
29	32	E8000H-EFFFFH		29	32	D0000H-D7FFFH
28	32	E0000H-E7FFFH		28	32	C8000H-CFFFFH
27	32	D8000H-DFFFFH		27	32	C0000H-C7FFFH
26	32	D0000H-D7FFFH		26	32	B8000H-BFFFFH
25	32	C8000H-CFFFFH		25	32	B0000H-B7FFFH
24	32	C0000H-C7FFFH		24	32	A8000H-AFFFFH
23	32	B8000H-BFFFFH		23	32	A0000H-A7FFFH
22	32	B0000H-B7FFFH		22	32	98000H-9FFFFH
21	32	A8000H-AFFFFH		21	32	90000H-97FFFH
20	32	A0000H-A7FFFH		20	32	88000H-8FFFFH
19	32	98000H-9FFFFH		19	32	80000H-87FFFH
18	32	90000H-97FFFH		18	32	78000H-7FFFFH
17	32	88000H-8FFFFH		17	32	70000H-77FFFH
16	32	80000H-87FFFH		16	32	68000H-6FFFFH
15	32	78000H-7FFFFH		15	32	60000H-67FFFH
14	32	70000H-77FFFH		14	32	58000H-5FFFFH
13	32	68000H-6FFFFH		13	32	50000H-57FFFH
12	32	60000H-67FFFH		12	32	48000H-4FFFFH
11	32	58000H-5FFFFH		11	32	40000H-47FFFH
10	32	50000H-57FFFH		10	32	38000H-3FFFFH
9	32	48000H-4FFFFH		9	32	30000H-37FFFH
8	32	40000H-47FFFH		8	32	28000H-2FFFFH
7	32	38000H-3FFFFH		7	32	20000H-27FFFH
6	32	30000H-37FFFH		6	32	18000H-1FFFFH
5	32	28000H-2FFFFH		5	32	10000H-17FFFH
4	32	20000H-27FFFH		4	32	08000H-0FFFFH
3	32	18000H-1FFFFH		3	16	04000H-07FFFH
2	32	10000H-17FFFH		2	4	03000H-03FFFH
1	32	08000H-0FFFFH		1	4	02000H-02FFFH
0	32	00000H-07FFFH		0	8	00000H-01FFFH

5.0   DEVICE OPERATION

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF1601C/1602C also have the Auto Low Power mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the I_{DD} active read current from typically 9 mA to typically 3 µA. The Auto Low Power mode reduces the typical I_{DD} active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto-Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

5.1   Read

The Read operation of the SST39VF1601C/1602C is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 8-1).

5.2   Word-Program Operation

The SST39VF1601C/1602C are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 µs. See Figures 8-2 and 8-3 for WE# and CE# controlled Program operation timing diagrams and Figure 8-17 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

5.3   Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF1601C/1602C offer both Sector-Erase and Block-Erase mode.

The sector architecture is based on a uniform sector size of 2 KWord. The Block-Erase mode is based on non-uniform block sizes—thirty-one 32 KWord, one 16 KWord, two 4 KWord, and one 8 KWord blocks. See Figure 7-1 for top and bottom boot device block addresses. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 8-7 and 8-8 for timing waveforms and Figure 8-21 for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

5.4   Erase-Suspend/Erase-Resume Commands

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 µs after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ_2 toggling and DQ_6 at '1'. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

5.5 Chip-Erase Operation

The SST39VF1601C/1602C provide a Chip-Erase operation, which allows the user to erase the entire memory array to the '1' state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 6-2 for the command sequence, Figure 8-6 for timing diagram, and Figure 8-21 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

5.6 Write Operation Status Detection

The SST39VF1601C/1602C provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ_7) and Toggle Bit (DQ_6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

5.7 Ready/Busy# (RY/BY#)

The devices include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open drain output, it allows several devices to be tied in parallel to V_{DD} via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is still in progress. When RY/BY# is high (Ready), the devices may be read or left in Standby mode.

5.8 Data# Polling (DQ_7)

When the SST39VF1601C/1602C are in the internal Program operation, any attempt to read DQ_7 will produce the complement of the true data. Once the Program operation is completed, DQ_7 will produce true data. Note that even though DQ_7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μs. During internal Erase operation, any attempt to read DQ_7 will produce a '0'. Once the internal Erase operation is completed, DQ_7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8-4 for Data# Polling timing diagram and Figure 8-18 for a flowchart.

5.9 Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating '1's and '0's, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ_6 bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ_6) is valid after the rising edge of sixth WE# (or CE#) pulse. DQ_6 will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ_6 will toggle.

An additional Toggle Bit is available on DQ_2, which can be used in conjunction with DQ_6 to check whether a particular sector is being actively erased or erase-suspended. Table 5-1 shows detailed status bits information. The Toggle Bit (DQ_2) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 8-5 for Toggle Bit timing diagram and Figure 8-18 for a flowchart.

TABLE 5-1:   WRITE OPERATION STATUS

Status		DQ_7	DQ_6	DQ_2	RY/BY#
Normal Operation	Standard Program	DQ_7#	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0

TABLE 5-1: **WRITE OPERATION STATUS**

Status		DQ$_7$	DQ$_6$	DQ$_2$	RY/BY#
Erase-Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle	1
	Read from Non-Erase-Suspended Sector/Block	Data	Data	Data	1
	Program	DQ$_7$#	Toggle	N/A	0

NOTE: DQ$_7$ and DQ$_2$ require a valid address when reading status information.

5.10 Data Protection

The SST39VF1601C/1602C provide both hardware and software features to protect nonvolatile data from inadvertent writes.

5.11 Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

V$_{DD}$ Power Up/Down Detection: The Write operation is inhibited when V$_{DD}$ is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

5.12 Hardware Block Protection

The SST39VF1602C supports top hardware block protection, which protects the top 8 KWord block of the device. The SST39VF1601C supports bottom hardware block protection, which protects the bottom 8KWord block of the device. The Boot Block address ranges are described in Table 5-2. Program and Erase operations are prevented on the 8 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

TABLE 5-2: **BOOT BLOCK ADDRESS RANGES**

Product	Address Range
Bottom Boot Block	
SST39VF1601C	00000H - 01FFFH
Top Boot Block	
SST39VF1602C	FE000H - FFFFFH

0

5.13 Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T$_{RP}$, any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of T$_{RHR}$ is required after RST# is driven high before a valid Read can take place (see Figure 8-13).

The Erase or Program operation that has been interrupted needs to be re-initiated after the device resumes normal operation mode to ensure data integrity.

5.14 Software Data Protection (SDP)

The SST39VF1601C/1602C provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 6-2 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within T$_{RC}$. The contents of DQ$_{15}$-DQ$_8$ can be V$_{IL}$ or V$_{IH}$, but no other value, during any SDP command sequence.

5.15 Common Flash Memory Interface (CFI)

The SST39VF1601C/1602C also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system writes a three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Additionally, the system can use the one-byte sequence with 55H on the Address

and 89H on the Data Bus to enter the CFI Query mode. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 6-3 through 6-5. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

5.16   Product Identification

The Product Identification mode identifies the devices as the SST39VF1601C, SST39VF1602C, and manufacturer as SST. This mode may be accessed software

operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 6-2 for software operation, Figure 8-9 for the Software ID Entry and Read timing diagram and Figure 8-19 for the Software ID Entry command sequence flowchart.

TABLE 5-3:   PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39VF1601C	0001H	234FH
SST39VF1602C	0001H	234EH

5.17   Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 6-2 for software command codes, Figure 8-11 for timing waveform, and Figure 8-20 for flowcharts.

5.18   Security ID

The SST39VF1601C/1602C devices offer a 136 Word Security ID space. The Secure ID space is divided into two segments—one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a random 128-bit number. The user segment, with a 128 word space, is left unprogrammed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 6-2 for more details.

6.0   OPERATIONS

TABLE 6-1:   OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}	A_{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D_{IN}	A_{IN}
Erase	V_{IL}	V_{IH}	V_{IL}	X[1]	Sector or block address, XXH for Chip-Erase
Standby	V_{IH}	X	X	High Z	X
Write Inhibit	X	V_{IL}	X	High Z/ D_{OUT}	X
	X	X	V_{IH}	High Z/ D_{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 6-2

1. X can be V_{IL} or V_{IH}, but no other value.

TABLE 6-2:   SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr[1]	Data[2]	Addr[1]	Data[2]	Addr[1]	Data[2]	Addr[1]	Data[2]	Addr[1]	Data[2]	Addr[1]	Data[2]
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA[3]	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA_X[4]	50H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA_X[4]	30H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXH	B0H										
Erase-Resume	XXXH	30H										
Query Sec ID[5]	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA[6]	Data				
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH[6]	0000H				
Software ID Entry[7,8]	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
CFI Query Entry	55H	98H										
Software ID Exit[9,10] /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit[9,10] /CFI Exit/Sec ID Exit	XXH	F0H										

1. Address format A_{10}-A_0 (Hex). Addresses A_{11}-A_{19} can be V_{IL} or V_{IH}, but no other value, for Command sequence.
2. DQ_{15}-DQ_8 can be V_{IL} or V_{IH}, but no other value, for Command sequence
3. WA = Program Word address
4. SA_X for Sector-Erase; uses A_{MS}-A_{11} address lines
   BA_X, for Block-Erase; uses A_{MS}-A_{15} address lines
   A_{MS} = Most significant address; A_{MS} = A_{19}
5. With A_{MS}-A_4 = 0; Sec ID is read with A_3-A_0,
   SST ID is read with A_3 = 0 (Address range = 000000H to 000007H),
   User ID is read with A_3 = 1 (Address range = 000008H to 000087H).
   Lock Status is read with A_7-A_0 = 0000FFH. Unlocked: DQ_3 = 1 / Locked: DQ_3 = 0.

6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H-000087H.
7. The device does not remain in Software Product ID Mode if powered down.
8. With A_{MS}-A_1 =0; SST Manufacturer ID = 00BFH, is read with A_0 = 0,
   SST39VF1601C Device ID = 234FH, is read with A_0 = 1, SST39VF1602C Device ID = 234EH, is read with A_0 = 1,
   A_{MS} = Most significant address; A_{MS} = A_{19}
9. Both Software ID Exit operations are equivalent
10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed '0' bits cannot be reversed to '1'). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H-000087H.

TABLE 6-3: CFI QUERY IDENTIFICATION STRING[1]

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

TABLE 6-4: SYSTEM INTERFACE INFORMATION

Address	Data	Data
1BH	0027H	V_{DD} Min (Program/Erase) DQ_7-DQ_4: Volts, DQ_3-DQ_0: 100 millivolts
1CH	0036H	V_{DD} Max (Program/Erase) DQ_7-DQ_4: Volts, DQ_3-DQ_0: 100 millivolts
1DH	0000H	V_{PP} min. (00H = no V_{PP} pin)
1EH	0000H	V_{PP} max. (00H = no V_{PP} pin)
1FH	0003H	Typical time out for Word-Program 2^N µs (2^3 = 8 µs)
20H	0000H	Typical time out for min. size buffer program 2^N µs (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2^N ms (2^4 = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2^N ms (2^5 = 32 ms)
23H	0001H	Maximum time out for Word-Program 2^N times typical (2^1 x 2^3 = 16 µs)
24H	0000H	Maximum time out for buffer program 2^N times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2^N times typical (2^1 x 2^4 = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2^N times typical (2^1 x 2^5 = 64 ms)

TABLE 6-5: DEVICE GEOMETRY INFORMATION

Address	Data	Data
27H	0015H	Device size = 2^N Bytes (15H = 21; 2^{21} = 2 MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of byte in multi-byte write = 2^N (00H = not supported)
2BH	0000H	
2CH	0005H	Number of Erase Sector/Block sizes supported by device

TABLE 6-5:   DEVICE GEOMETRY INFORMATION

Address	Data	Data
2DH	0000H	Erase Block Region 1 Information (Refer to the CFI specification or CFI publication 100)
2EH	0000H	
2FH	0040H	
30H	0000H	
31H	0001H	Erase Block Region 2 Information
32H	0000H	
33H	0020H	
34H	0000H	
35H	0000H	Erase Block Region 3 Information
36H	0000H	
37H	0080H	
38H	0000H	
39H	001EH	Erase Block Region 4 Information
3AH	0000H	
3BH	0000H	
3CH	0001H	

7.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias . . . . -55°C to +125°C

Storage Temperature . . . . -65°C to +150°C

D. C. Voltage on Any Pin to Ground Potential . . . . -0.5V to V_{DD}+0.5V

Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . -2.0V to V_{DD}+2.0V

Voltage on A_9 Pin to Ground Potential . . . .-0.5V to 13.2V

Package Power Dissipation Capability (T_A = 25°C) 1.0W

Surface Mount Solder Reflow . . . . 260°C for 10 seconds

Output Short Circuit Current[1] . . . . 50 mA

    1. Outputs shorted for no more than one second. No more than one output shorted at a time.

TABLE 7-1: AC CONDITIONS OF TEST[1]

Input Rise/Fall Time	Output Load
5ns	C_L = 30 pF

    1. See Figures 8-15 and 8-16

TABLE 7-2: OPERATING RANGE

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

7.1 Power-Up Specifications

All functionalities and DC specifications are specified for a V_{DD} ramp rate of greater than 1V per 100 ms (0V to 3V in less than 300 ms). If the VDD ramp rate is slower than 1V per 100 ms, a hardware reset is required. The recommended V_{DD} power-up to RESET# high time should be greater than 100 µs to ensure a proper reset.

FIGURE 7-1: POWER-UP DIAGRAM

TABLE 7-3:   DC OPERATING CHARACTERISTICS V_{DD} = 2.7-3.6V[1]

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{DD}	Power Supply Current				Address input=V_{ILT}/V_{IHT}[2], at f=5 MHz, V_{DD}=V_{DD} Max
	Read[3]		18	mA	CE#=V_{IL}, OE#=WE#=V_{IH}, all I/Os open
	Program and Erase		35	mA	CE#=WE#=V_{IL}, OE#=V_{IH}
I_{SB}	Standby V_{DD} Current		20	µA	CE#=V_{IHC}, V_{DD}=V_{DD} Max
I_{ALP}	Auto Low Power		20	µA	CE#=V_{ILC}, V_{DD}=V_{DD} Max All inputs=V_{SS} or V_{DD}, WE#=V_{IHC}
I_{LI}	Input Leakage Current		1	µA	V_{IN}=GND to V_{DD}, V_{DD}=V_{DD} Max
I_{LIW}	Input Leakage Current on WP# pin and RST#		10	µA	WP#=GND to V_{DD} or RST#=GND to V_{DD}
I_{LO}	Output Leakage Current		10	µA	V_{OUT}=GND to V_{DD}, V_{DD}=V_{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V_{DD}=V_{DD} Min
V_{ILC}	Input Low Voltage (CMOS)		0.3	V	V_{DD}=V_{DD} Max
V_{IH}	Input High Voltage	$0.7V_{DD}$		V	V_{DD}=V_{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V_{DD}-0.3		V	V_{DD}=V_{DD} Max
V_{OL}	Output Low Voltage		0.2	V	I_{OL}=100 µA, V_{DD}=V_{DD} Min
V_{OH}	Output High Voltage	V_{DD}-0.2		V	I_{OH}=-100 µA, V_{DD}=V_{DD} Min

1. Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and V_{DD} = 3V. Not 100% tested.
2. See Figure 8-15
3. The I_{DD} current listed is typically less than 2mA/MHz, with OE# at V_{IH}. Typical V_{DD} is 3V.

TABLE 7-4:   RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}$[1]	Power-up to Read Operation	100	µs
$T_{PU-WRITE}$[1]	Power-up to Program/Erase Operation	100	µs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-5:   CAPACITANCE (T_A = 25°C, F=1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
$C_{I/O}$[1]	I/O Pin Capacitance	$V_{I/O}$ = 0V	12 pF
C_{IN}[1]	Input Capacitance	V_{IN} = 0V	6 pF

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-6:   RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N_{END}[1,2]	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}[1]	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}[1]	Latch Up	100 + I_{DD}	mA	JEDEC Standard 78

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.

8.0   AC CHARACTERISTICS

TABLE 8-1:   READ CYCLE TIMING PARAMETERS V_{DD} = 2.7-3.6V

Symbol	Parameter	Min	Max	Units
T_{RC}	Read Cycle Time	70		ns
T_{CE}	Chip Enable Access Time		70	ns
T_{AA}	Address Access Time		70	ns
T_{OE}	Output Enable Access Time		35	ns
T_{CLZ}[1]	CE# Low to Active Output	0		ns
T_{OLZ}[1]	OE# Low to Active Output	0		ns
T_{CHZ}[1]	CE# High to High-Z Output		20	ns
T_{OHZ}[1]	OE# High to High-Z Output		20	ns
T_{OH}[1]	Output Hold from Address Change	0		ns
T_{RP}[1]	RST# Pulse Width	500		ns
T_{RHR}[1]	RST# High before Read	50		ns
T_{RY}[1,2]	RST# Pin Low to Read Mode		20	µs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase operations.

TABLE 8-2:   PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T_{BP}	Word-Program Time		10	µs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	30		ns
T_{CS}	WE# and CE# Setup Time	0		ns
T_{CH}	WE# and CE# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEH}	OE# High Hold Time	10		ns
T_{CP}	CE# Pulse Width	40		ns
T_{WP}	WE# Pulse Width	40		ns
T_{WPH}[1]	WE# Pulse Width High	30		ns
T_{CPH}[1]	CE# Pulse Width High	30		ns
T_{DS}	Data Setup Time	30		ns
T_{DH}[1]	Data Hold Time	0		ns
T_{IDA}[1]	Software ID Access and Exit Time		150	ns
T_{SE}	Sector-Erase		25	ms
T_{BE}	Block-Erase		25	ms
T_{SCE}	Chip-Erase		50	ms
T_{BY}[1,2]	RY/BY# Delay Time	90		ns
T_{BR}[1]	Bus Recovery Time		0	µs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.

FIGURE 8-1: READ CYCLE TIMING DIAGRAM

FIGURE 8-2: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

FIGURE 8-3: **CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM**

FIGURE 8-4: **DATA# POLLING TIMING DIAGRAM**

FIGURE 8-5: TOGGLE BITS TIMING DIAGRAM

Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 8-2).
WP# must be held in proper logic state (V_{IH}) 1µs prior to and 1µs after the command sequence.

FIGURE 8-6: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM

FIGURE 8-7: **WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM**

FIGURE 8-8: **WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM**

FIGURE 8-9: **SOFTWARE ID ENTRY AND READ**

FIGURE 8-10: **CFI QUERY ENTRY AND READ**

FIGURE 8-11: **SOFTWARE ID EXIT/CFI EXIT**

FIGURE 8-12: **SEC ID ENTRY**

FIGURE 8-13: RST# TIMING DIAGRAM (WHEN NO INTERNAL OPERATION IS IN PROGRESS)

FIGURE 8-14: RST# TIMING DIAGRAM (DURING PROGRAM OR ERASE OPERATION)

AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic '1' and V_{ILT} (0.1 V_{DD}) for a logic '0'. Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% $\leftrightarrow$ 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test
V_{OT} - V_{OUTPUT} Test
V_{IHT} - V_{INPUT} HIGH Test
V_{ILT} - V_{INPUT} LOW Test

FIGURE 8-15: AC INPUT/OUTPUT REFERENCE WAVEFORMS

FIGURE 8-16: **A TEST LOAD EXAMPLE**

X can be V_{IL} or V_{IH}, but no other value

1380 F16.0

FIGURE 8-17: **WORD-PROGRAM ALGORITHM**

FIGURE 8-18:   **WAIT OPTIONS**

CFI Query Entry Command Sequence

Load data: XXAAH
Address: 555H
↓
Load data: XX55H
Address: 2AAH
↓
Load data: XX98H
Address: 55H
↓
Wait T$_{IDA}$
↓
Read CFI data

Load data: XX98H
Address: 55H
↓
Wait T$_{IDA}$
↓
Read CFI data

Sec ID Query Entry Command Sequence

Load data: XXAAH
Address: 555H
↓
Load data: XX55H
Address: 2AAH
↓
Load data: XX88H
Address: 555H
↓
Wait T$_{IDA}$
↓
Read Sec ID

Software Product ID Entry Command Sequence

Load data: XXAAH
Address: 555H
↓
Load data: XX55H
Address: 2AAH
↓
Load data: XX90H
Address: 555H
↓
Wait T$_{IDA}$
↓
Read Software ID

X can be V$_{IL}$ or V$_{IH}$, but no other value

1380 F21.0

FIGURE 8-19: SOFTWARE ID/CFI ENTRY COMMAND FLOWCHARTS

Software ID Exit/CFI Exit/Sec ID Exit Command Sequence

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XXF0H
Address: 555H

↓

Wait T_{IDA}

↓

Return to normal operation

Load data: XXF0H
Address: XXH

↓

Wait T_{IDA}

↓

Return to normal operation

X can be V_{IL} or V_{IH}, but no other value

1380 F18.0

FIGURE 8-20: **SOFTWARE ID/CFI EXIT COMMAND FLOWCHARTS**

Chip-Erase Command Sequence

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX80H
Address: 555H

↓

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX10H
Address: 555H

↓

Wait T_{SCE}

↓

Chip erased
to FFFFH

Sector-Erase Command Sequence

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX80H
Address: 555H

↓

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX50H
Address: SA_X

↓

Wait T_{SE}

↓

Sector erased
to FFFFH

Block-Erase Command Sequence

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX80H
Address: 555H

↓

Load data: XXAAH
Address: 555H

↓

Load data: XX55H
Address: 2AAH

↓

Load data: XX30H
Address: BA_X

↓

Wait T_{BE}

↓

Block erased
to FFFFH

X can be V_{IL} or V_{IH}, but no other value

1380 F19.0

FIGURE 8-21:   ERASE COMMAND SEQUENCE

Product Ordering Information

```
SST   39   VF   1601C   -   70   -   4I   -   EKE
XX    XX   XXXXX    -   XX   -   XX   -   XXX
```

Environmental Attribute
E[1] = non-Pb

Package Modifier
K = 48 balls or leads
Q = 48 balls (66 possible positions)

Package Type
E = TSOP (type1, die up, 12mm x 20mm)
B3 = TFBGA (6mm x 8mm, 0.8mm pitch)
MA = WFBGA (4mm x 6mm, 0.5mm pitch)

Temperature Range
C = Commercial = 0°C to +70°C
I = Industrial = -40°C to +85°C

Minimum Endurance
4 = 10,000 cycles

Read Access Speed
70 = 70 ns

Hardware Block Protection
1 = Bottom Boot-Block
2 = Top Boot-Block

Device Density
160 = 16 Mbit

Voltage
V = 2.7-3.6V

Product Series
39 = Multi-Purpose Flash

1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

8.0.1 VALID COMBINATIONS FOR SST39VF1601C

SST39VF1601C-70-4C-EKE	SST39VF1601C-70-4C-B3KE	SST39VF1601C-70-4C-MAQE
SST39VF1601C-70-4I-EKE	SST39VF1601C-70-4I-B3KE	SST39VF1601C-70-4I-MAQE

8.0.2 VALID COMBINATIONS FOR SST39VF1602C

SST39VF1602C-70-4C-EKE	SST39VF1602C-70-4C-B3KE	SST39VF1602C-70-4C-MAQE
SST39VF1602C-70-4I-EKE	SST39VF1602C-70-4I-B3KE	SST39VF1602C-70-4I-MAQE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations

9.0   PACKAGING DIAGRAMS

48-LEAD THIN SMALL OUTLINE PACKAGE (TV) - 12x20 mm Body [TSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

END VIEW

SIDE VIEW

Microchip Technology Drawing C04-177A Sheet 1 of 2

48-LEAD THIN SMALL OUTLINE PACKAGE (TV) - 12x20 mm Body [TSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

(DATUM B)

e/2

b

DETAIL 1

c

C

SEATING PLANE

θ

L

SECTION A-A

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		48	
Pitch	e		0.50 BSC	
Overall Height	A	-	-	1.20
Standoff	A1	0.05	-	0.15
Molded Package Height	A2	0.95	1.00	1.05
Overall Width	E		12.00 BSC	
Overall Length	D		20.00 BSC	
Molded Package Length	D1		18.40 BSC	
Lead Width	b	0.17	0.22	0.27
Lead Thickness	c	0.10	-	0.21
Lead Length	L	0.50	0.60	0.70
Lead Foot Angle	θ	0°	5°	8°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-177A Sheet 2 of 2

48-Ball Thin Profile Fine Pitch Ball Grid Array (CD) - 6x8 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

BOTTOM VIEW

Microchip Technology Drawing C04-168C Sheet 1 of 2

48-Ball Thin Profile Fine Pitch Ball Grid Array (CD) - 6x8 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging

DETAIL A

nX Øb

DETAIL B

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Solder Balls	n		48	
Solder Ball X-Pitch	eD		0.80 BSC	
Solder Ball Y-Pitch	eE		0.80 BSC	
Overall Height	A	1.00	1.10	1.20
Ball Height	A1	0.30	0.35	0.40
Overall Length	D		8.00 BSC	
Overall Solder Ball X-Pitch	D1		5.60 BSC	
Overall Width	E		6.00 BSC	
Overall Solder Ball Y-Pitch	E1		4.00 BSC	
Solder Ball Diameter	b	0.40	0.45	0.50

Notes:

1. Ball A1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

   REF: Reference Dimension, usually without tolerance, for information purposes only.
3. Ball interface to package body: 0.38mm nominal diameter.

Microchip Technology Drawing C04-168C Sheet 2 of 2

48-ball, Very, Very Thin-Profile, Fine-pitch Ball Grid Array (WFBGA) 4mm x 6 mm

48-wfbga-MAQ-4x6-32mic-2.

Note:
1. Complies with JEDEC Publication 95, MO-207, Variant CB-4 except nominal ball size is larger and bottom side A1 indicator is triangle at corner.
2. All linear dimensions are in millimeters.
3. Coplanarity: 0.08 mm
4. Ball opening size is 0.29 mm (± 0.05 mm)

TABLE 9-1: REVISION HISTORY

Number	Description	Date
00	• Initial release	Apr 2008
01	• Corrected typo in Hardware Block Protection on page 4 • Corrected typo in table title, Table 5 page 8	Sep 2008
02	• Changed 1V per 100 µs to 1V per 100 ms in Power Up Specifications on page 12	Jan 2009
03	• Changed from Preliminary Specification to Data Sheet • Clarified RY/BY# pin timing by updating Features, Figures 8-2, 8-3, 8-4, 8-6, 8-7, 8-8, 8-13, 8-14, and 8-18, and Tables 5-1 and 8-2.	Aug 2009
04	• Added information for MAQE package • Updated SST address information on page 33	May 2010
A	• Applied new document format • Released document under letter revision system • Updated spec number S71380 to DS-25018	May 2011
B	• Applied new document format • Corrected Figure 8-3 • Updated TSOP and TFBGA package drawings	May 2018

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip](#):
  [SST39VF1601C-70-4C-EKE-T](#) [SST39VF1601C-70-4I-EKE-T](#)

MOSCHIP.RU
ВМЕСТЕ МЫ СОЗДАЕМ БУДУЩЕЕ

ПОСТАВКА ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

многоканальный
📞 +7 495 668 12 70
✉ info@moschip.ru

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001
Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:
moschip.ru	moschip.ru_6
moschip.ru_4	moschip.ru_9