## FEATURES

$\pm 8 \mathrm{kV}$ ESD IEC 61000-4-2 contact discharge on receiver input pins 400 Mbps ( 200 MHz ) switching rates
100 ps channel-to-channel skew (typical)
100 ps differential skew (typical)
3.3 ns propagation delay (maximum)
3.3 V power supply

High impedance outputs on power-down
Low power design ( 10 mW quiescent typical)
Interoperable with existing 5 V LVDS drivers
Accepts small swing ( $\mathbf{3 5 0} \mathbf{~ m V}$ typical) differential input signal levels
Supports open, short, and terminated input fail-safe
Conforms to TIA/EIA-644 LVDS standard
Industrial operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Available in surface-mount SOIC package and low profile
TSSOP package

## APPLICATIONS

Point-to-point data transmission
Multidrop buses
Clock distribution networks
Backplane receivers

## GENERAL DESCRIPTION

The ADN4666 is a quad-channel, CMOS low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps ( 200 MHz ) and ultralow power consumption.

The device accepts low voltage ( 350 mV typical) differential input signals and converts them to a single-ended, 3 V TTL/CMOS logic level.
The ADN4666 also offers active high and active low enable/disable inputs (EN and $\overline{\mathrm{EN}}$ ) that control all four receivers. These inputs

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
disable the receivers and switch the outputs to a high impedance state. Consequently, the outputs of one or more ADN4666 devices can be multiplexed together to reduce the quiescent power consumption to 10 mW typical.

The ADN4666 and its companion driver, the ADN4665, offer a new solution to high speed, point-to-point data transmission and offer a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

## Rev. 0

## ADN4666

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 4
Absolute Maximum Ratings ..... 6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Typical Performance Characteristics. .....  8
Theory of Operation .....  9
Enable Inputs .....  9
Applications Information .....  9
Outline Dimensions ..... 10
Ordering Guide ..... 10

## REVISION HISTORY

6/09—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ to GND, all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1,2}$
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUTS ( $\mathrm{R}_{1{ }_{n x},} \mathrm{R}_{\mathrm{INx}}$ ) <br> Differential Input High Threshold at $\mathrm{R}_{\mathrm{INx}_{\mathrm{x}},} \mathrm{R}_{1 \times x-}{ }^{3}$ <br> Differential Input Low Threshold at Rinx+, Rinx- ${ }^{3}$ Common-Mode Voltage Range at $\mathrm{RiN}_{\mathrm{x}+\mathrm{t}}, \mathrm{RiNx}_{\mathrm{-}}{ }^{4}$ Input Current at $\mathrm{R}_{\mathrm{INx}+}, \mathrm{R}_{\mathrm{INx}}$ - <br> Input High Voltage <br> Input Low Voltage <br> Input Current <br> Input Clamp Voltage | $V_{\text {TH }}$ <br> $V_{\text {tL }}$ <br> $V_{\text {CMR }}$ <br> In <br> $\mathrm{V}_{\mathrm{H}}$ <br> VIL <br> In <br> VCL | $\begin{aligned} & -100 \\ & 0.1 \\ & -10 \\ & -10 \\ & -20 \\ & 2.0 \\ & \text { GND } \\ & -10 \\ & -1.5 \end{aligned}$ | 20 $-20$ <br> $\pm 5$ <br> $\pm 1$ <br> $\pm 1$ <br> $\pm 1$ <br> $-0.8$ | $\begin{aligned} & 100 \\ & 2.3 \\ & +10 \\ & +10 \\ & +20 \\ & \mathrm{~V}_{\mathrm{Cc}} \\ & 0.8 \\ & +10 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, 0.05 \mathrm{~V}, 2.95 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, 0.05 \mathrm{~V}, 2.95 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV} \text { p-p } \\ & \mathrm{V}_{\mathbb{I}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathbb{I}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \text { other input }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA} \end{aligned}$ |
| OUTPUTS (Routx) <br> Output High Voltage <br> Output Low Voltage <br> Output Short-Circuit Current ${ }^{5}$ <br> Output Off State Current | $\begin{aligned} & \text { Voн } \\ & \\ & \mathrm{V}_{\mathrm{oL}} \\ & \text { los } \\ & \text { loz } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.7 \\ & 2.7 \\ & -15 \\ & -10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \\ & 0.1 \\ & -48 \\ & \pm 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.25 \\ & -120 \\ & +10 \end{aligned}$ | V <br> V <br> V <br> V <br> mA <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=200 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \text {, input terminated } \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \text {, input shorted } \\ & \mathrm{I}_{\mathrm{oL}}=2 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-200 \mathrm{mV} \\ & \text { Outputs enabled, } \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \text { Outputs disabled, } \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| POWER SUPPLY <br> No Load Supply, Current Receivers Enabled <br> No Load Supply, Current Receivers Disabled | $\begin{aligned} & \mathrm{I} c \mathrm{cc} \\ & \mathrm{I} c \mathrm{Z}^{2} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 3 \end{aligned}$ | $\begin{aligned} & 15 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | EN and $\overline{\mathrm{EN}}=\mathrm{Vcc}$ or GND, inputs open $\mathrm{EN}=\mathrm{GND}$ and $\overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{Cc}}$, inputs open |
| ESD PROTECTION <br> Rinx+, Rinx- Pins <br> All Pins Except RiNx+, Rinx- |  |  | $\begin{aligned} & \pm 8 \\ & \pm 15 \\ & \pm 4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kV} \\ & \mathrm{kV} \end{aligned}$ kV | IEC 61000-4-2 contact discharge <br> Human body model <br> Human body model |

${ }^{1}$ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground, unless otherwise specified.
${ }^{2}$ All typical values are given for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{3} \mathrm{~V}_{C C}$ is always higher than the $\mathrm{R}_{I N x+}$ and $\mathrm{R}_{1 N x}$ voltage. $\mathrm{R}_{1 N x}$ - and $\mathrm{R}_{I_{N x}+}$ have a voltage range of -0.2 V to $\mathrm{V}_{C C}-\mathrm{V}_{I D} / 2$. However, to be compliant with ac specifications, the common-mode voltage range is 0.1 V to 2.3 V .
${ }^{4} \mathrm{~V}_{\text {CMR }}$ is reduced for larger input differential voltage $\left(\mathrm{V}_{\mathrm{ID}}\right)$. For example, if $\mathrm{V}_{I D}$ is $400 \mathrm{mV}, \mathrm{V}_{\text {CMR }}$ is 0.2 V to 2.2 V . The fail-safe condition with inputs shorted is not supported over the common-mode range of 0 V to 2.4 V , but is supported only with inputs shorted and no external common-mode voltage applied. $\mathrm{V}_{I D}$ up to $\mathrm{V}_{C C}-0 \mathrm{~V}$ can be applied to the Rinst/Rinx inputs with the common-mode voltage set to $\mathrm{V}_{\mathrm{cc}} / 2$. Propagation delay and differential pulse skew decrease when $\mathrm{V}_{\mathrm{ID}}$ is increased from 200 mV to 400 mV . Skew specifications apply for $200 \mathrm{mV} \leq \mathrm{V}_{\text {ID }} \leq 800 \mathrm{mV}$ over the common-mode range.
${ }^{5}$ Output short-circuit current (los) is specified as magnitude only; a minus sign indicates direction only. Note that only one output should be shorted at a time; do not exceed the maximum junction temperature specification $\left(150^{\circ} \mathrm{C}\right)$.

## ADN4666

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ to GND, all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 2.

| Parameter ${ }^{2}$ | Symbol | Min | Typ ${ }^{3}$ | Max | Unit | Test Conditions/Comments ${ }^{4,5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Differential Propagation Delay, High to Low | $\mathrm{t}_{\text {PHLD }}$ | 1.8 |  | 3.3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Propagation Delay, Low to High | tplhd | 1.8 |  | 3.3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Pulse Skew ${ }^{6}$ \|tphlo - tplid $\mid$ | $\mathrm{t}_{\text {SKD1 }}$ | 0 | 0.1 | 0.35 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Channel-to-Channel Skew $\left(\right.$ Same Device) ${ }^{7}$ | $\mathrm{t}_{\text {SKD2 }}$ | 0 | 0.1 | 0.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Part-to-Part Skew ${ }^{8}$ | $\mathrm{t}_{\text {SKD3 }}$ |  |  | 1.0 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Part-to-Part Skew ${ }^{9}$ | tskD4 |  |  | 1.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Rise Time | tith |  | 0.35 | 1.2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Fall Time | $\mathrm{t}_{\text {THL }}$ |  | 0.35 | 1.2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{10}=300 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Disable Time, High to Z | $\mathrm{t}_{\text {PHZ }}$ |  | 8 | 12 | ns | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$ (see Figure 4 and Figure 5) |
| Disable Time, Low to Z | tplz |  | 8 | 12 | ns | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 4 and Figure 5) |
| Enable Time, Z to High | tpzh |  | 11 | 17 | ns | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 4 and Figure 5) |
| Enable Time, Z to Low | $\mathrm{t}_{\text {PLL }}$ |  | 11 | 17 | ns | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 4 and Figure 5) |
| Maximum Operating Frequency ${ }^{10}$ | $\mathrm{f}_{\text {MAX }}$ | 200 | 250 |  | MHz | All channels switching |


${ }^{2} \mathrm{AC}$ parameters are guaranteed by design and characterization.
${ }^{3}$ All typical values are given for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{4}$ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground, unless otherwise specified.
${ }^{5} \mathrm{C}_{\mathrm{L}}$ includes load and jig capacitance.
${ }^{6}$ tsko $^{\prime}$ is the magnitude difference in the differential propagation delay time between the positive-going edge and the negative-going edge of the same channel.
${ }^{7}$ Channel-to-channel skew, $\mathrm{t}_{\text {skD2, }}$, is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.
${ }^{8}$ tskD3 part-to-part skew is the differential channel-to-channel skew of any event between devices. The $\mathrm{t}_{\text {sKD3 }}$ specification applies to devices at the same $\mathrm{V}_{C C}$ and within $5^{\circ} \mathrm{C}$ of each other within the operating temperature range.
${ }^{9} \mathrm{t}_{\text {SKD4 }}$ part-to-part skew is the differential channel-to-channel skew of any event between devices. The $\mathrm{t}_{\mathrm{SKD}}$ specification applies to devices over the recommended operating temperature and voltage ranges and across process distribution. $\mathrm{t}_{\mathrm{KD}}$ is defined as $\mid$ maximum - minimum $\mid$ differential propagation delay.
${ }^{10} f_{\text {MAX }}$ generator input conditions: $f=200 \mathrm{MHz}, \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\text {THL }}<1 \mathrm{~ns}\left(0 \%\right.$ to $100 \%$ ), $50 \%$ duty cycle, differential ( 1.05 V to $1.35 \mathrm{~V} p-\mathrm{p}$ ). $\mathrm{f}_{\text {MAX }}$ generator output criteria: $60 \% / 40 \%$ duty cycle, $\mathrm{V}_{\text {оL }}\left(\right.$ maximum $=0.4 \mathrm{~V}$ ), $\mathrm{V}_{\text {он }}($ minimum $=2.7 \mathrm{~V}$ ), and load $=15 \mathrm{pF}$ (stray plus probes).

## Test Circuits and Timing Diagrams



Figure 2. Test Circuit for Receiver Propagation Delay and Transition Time


Figure 3. Receiver Propagation Delay and Transition Time Waveforms


NOTES

1. $\mathrm{C}_{\mathrm{L}}$ INCLUDES LOAD AND TEST JIG CAPACITANCE.
2. S 1 CONNECTED TO $\mathrm{v}_{\mathrm{CC}}$ FOR $\mathrm{t}_{\text {PZL }}$ AND $\mathrm{t}_{\text {PLZ }}$ MEASUREMENTS.
3. S1 CONNECTED TO GND FOR $\mathrm{t}_{\text {PZH }}$ AND $\mathrm{t}_{\text {PHZ }}$ MEASUREMENTS.

Figure 4. Test Circuit for Receiver Enable/Disable Delay


Figure 5. Receiver Enable/Disable Delay Waveforms

## ADN4666

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| V cc to GND | -0.3 V to +4V |
| Input Voltage ( $\mathrm{Rinc}_{\text {cx }}$, $\mathrm{R}_{1 \times x}$ ) to GND | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| Enable Input Voltage (EN, $\overline{\mathrm{EN}}$ ) to GND | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| Output Voltage (Routx) to GND | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| Industrial Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {max }}$ ) | $150^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ Thermal Impedance | $150.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power Dissipation | $\left(\mathrm{T}_{\text {J Max }}-\mathrm{T}_{\mathrm{A}}\right.$ ) $/ \theta_{\text {JA }}$ |
| Reflow Soldering Peak Temperature, Pb-Free | $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | Riv1- | Receiver Channel 1 Inverting Input. When this input is more negative than RiN1+, Rout1 is high. When this input is more positive than RiN1+, Routi is low. |
| 2 | $\mathrm{R}_{\text {IN }+}$ | Receiver Channel 1 Noninverting Input. When this input is more positive than Rin1-, Rout1 is high. When this input is more negative than Rin1-, Routı is low. |
| 3 | Rout1 | Receiver Channel 1 Output ( $3 \mathrm{VTTL} / C M O S$ ). If the differential input voltage between $\mathrm{R}_{\mathrm{IN} 1+}$ and $\mathrm{R}_{\mathrm{N} 1-1}$ is positive, this output is high. If the differential input voltage is negative, this output is low. |
| 4 | EN | Active High Enable and Power-Down Input ( 3 V TTL/CMOS). When EN is low and $\overline{\mathrm{EN}}$ is high, the receiver outputs are disabled and are in a high impedance state. When EN is high and $\overline{E N}$ is low or when EN is low and $\overline{E N}$ is low, the receiver outputs are enabled. When EN is high and $\overline{\mathrm{EN}}$ is high, the receiver outputs are enabled. |
| 5 | Rout2 | Receiver Channel 2 Output ( $3 \mathrm{VTTL} / C M O S$ ). If the differential input voltage between $\mathrm{R}_{\mathrm{N} 2+}$ and $\mathrm{R}_{\mathrm{N} \times 2-}$ is positive, this output is high. If the differential input voltage is negative, this output is low. |
| 6 | $\mathrm{R}_{\text {IN2+ }}$ | Receiver Channel 2 Noninverting Input. When this input is more positive than RIN2-, Routz is high. When this input is more negative than $\mathrm{R}_{\mathbf{N 2} 2}$, Rout2 is low. |
| 7 | RIN2- | Receiver Channel 2 Inverting Input. When this input is more negative than RiN2+, Routz is high. When this input is more positive than $\mathrm{R}_{\mathrm{N} 2+}$, $\mathrm{Rout}_{2}$ is low. |
| 8 | GND | Ground Reference Point for All Circuitry on the Part. |
| 9 | Rin3- | Receiver Channel 3 Inverting Input. When this input is more negative than Rin ${ }^{+}$, Routs is high. When this input is more positive than $\mathrm{R}_{\mathrm{IN} 3+}$, $\mathrm{Rout3}$ is low. |
| 10 | $\mathrm{R}_{\text {IN }+}$ | Receiver Channel 3 Noninverting Input. When this input is more positive than Rinз-, Routz is high. When this input is more negative than Rinз-, Rоитз is low. |
| 11 | Rоит | Receiver Channel 3 Output ( $3 \mathrm{VTTL} / \mathrm{CMOS}$ ). If the differential input voltage between $\mathrm{R}_{\mathrm{IN} 3+}$ and $\mathrm{R}_{\text {IN3- }}$ is positive, this output is high. If the differential input voltage is negative, this output is low. |
| 12 | $\overline{\mathrm{EN}}$ | Active Low Enable and Power-Down Input with Pull-Down ( $3 \mathrm{VTTL} / \mathrm{CMOS}$ ). ). When EN is low and $\overline{\mathrm{EN}}$ is high, the receiver outputs are disabled and are in a high impedance state. When EN is high and $\overline{E N}$ is low or when EN is low and $\overline{\mathrm{EN}}$ is low, the receiver outputs are enabled. When EN is high and $\overline{\mathrm{EN}}$ is high, the receiver outputs are enabled. |
| 13 | Rout4 | Receiver Channel 4 Output ( $3 \mathrm{VTTL} / \mathrm{CMOS}$ ). If the differential input voltage between $\mathrm{R}_{\mathrm{IN4+}}$ and $\mathrm{R}_{\text {IN4- }}$ is positive, this output is high. If the differential input voltage is negative, this output is low. |
| 14 | Rin4+ | Receiver Channel 4 Noninverting Input. When this input is more positive than RIN4-, Routa is high. When this input is more negative than Rin4-, Routa is low. |
| 15 | Rina- | Receiver Channel 4 Inverting Input. When this input is more negative than Rin4t, Rout4 is high. When this input is more positive than Rinat, Routs is low. |
| 16 | V cc | Power Supply Input. The ADN4666 can be operated from 3.0 V to 3.6 V. |

## ADN4666

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 7. Power Supply Current vs. Frequency


Figure 8. Differential Propagation Delay (t $t_{\text {PLHD }}$ ) vs. Common-Mode Voltage, $25^{\circ} \mathrm{C}$


Figure 9. Differential Propagation Delay (tpHLD) vs. Common-Mode Voltage, $25^{\circ} \mathrm{C}$


Figure 10. Skew vs. Common-Mode Voltage, $25^{\circ} \mathrm{C}$


Figure 11. Typical Common-Mode Range Variation with Respect to the Amplitude of the Differential Input

## THEORY OF OPERATION

The ADN4666 is a quad-channel line receiver for low voltage differential signaling (LVDS). It takes a differential input signal of 350 mV typical and converts it into a single-ended, $3 \mathrm{~V} \mathrm{TTL} /$ CMOS logic signal.
A differential current input signal, received via a transmission medium such as a twisted pair cable, develops a voltage across a termination resistor, $\mathrm{R}_{\mathrm{T}}$. This resistor is chosen to match the characteristic impedance of the medium, typically around $100 \Omega$. The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When the noninverting receiver input, $\mathrm{R}_{\mathbb{N}_{x}+}$, is positive with respect to the inverting input, $\mathrm{R}_{\mathrm{INx}}$ - (that is, when current flows through $\mathrm{R}_{\mathrm{T}}$ from $\mathrm{R}_{\mathrm{IN} x+}$ to $\left.\mathrm{R}_{\mathrm{IN} x-}\right)$, Routx is high. When the noninverting receiver input, $\mathrm{R}_{\mathrm{IN}_{\mathrm{x}}+}$, is negative with respect to the inverting input, $\mathrm{R}_{\text {INx- }}$ (that is, when current flows through $\mathrm{R}_{\mathrm{T}}$ from $\mathrm{R}_{\text {INx- }}$ to $\mathrm{R}_{\text {IN } \mathrm{x}+}$ ), $\mathrm{R}_{\text {outx }}$ is low.

Using the ADN4665 as a driver, the received differential current is between $\pm 2.5 \mathrm{~mA}$ and $\pm 4.5 \mathrm{~mA}$ ( $\pm 3.5 \mathrm{~mA}$ typical), developing between $\pm 250 \mathrm{mV}$ and $\pm 450 \mathrm{mV}$ across a $100 \Omega$ termination resistor. The received voltage is centered around the receiver offset of 1.2 V . Therefore, the noninverting receiver input is typically 1.375 V (that is, $1.2 \mathrm{~V}+[350 \mathrm{mV} / 2]$ ) and the inverting receiver input is 1.025 V (that is, $1.2 \mathrm{~V}-$ [ $350 \mathrm{mV} / 2]$ ) for a Logic 1 . For a Logic 0 , the inverting and noninverting input voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across $R_{T}$ is twice the differential voltage.

Current-mode drivers offer considerable advantages over voltagemode drivers, such as the RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas the operating current of voltage-mode drivers increases exponentially in most cases. This increase is caused by the overlap as internal gates switch between high and low, causing currents to flow from $V_{\text {Cc }}$ to ground. A current-mode device reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emittercoupled logic (PECL), but without the high quiescent current of ECL and PECL.

## ENABLE INPUTS

The ADN4666 has active high and active low enable inputs that put all the logic outputs into a high impedance state when disabled, reducing device current consumption from 10 mA typical to 3 mA typical. See Table 5 for a truth table of the enable inputs.

Table 5. Enable Inputs Truth Table

| Pin Logic Level |  | $\mathrm{RINx}+$ | $\mathrm{Rincx}^{\text {- }}$ | Routx |
| :---: | :---: | :---: | :---: | :---: |
| EN | $\overline{\mathrm{EN}}$ |  |  |  |
| Low | High | X ${ }^{1}$ | X ${ }^{1}$ | High-Z |
| Low | Low | 1.025 V | 1.375 V | 0 |
| Low | Low | 1.375 V | 1.025 V | 1 |
| High | Low | 1.025 V | 1.375 V | 0 |
| High | Low | 1.375 V | 1.025 V | 1 |

${ }^{1} \mathrm{X}=$ don't care.

## APPLICATIONS INFORMATION

Figure 12 shows a typical application for point-to-point data transmission using the ADN4665 as the driver and the ADN4666 as the receiver.


Figure 12. Typical Application Circuit

## ADN4666

## OUTLINE DIMENSIONS



## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADN4666ARZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Standard Small Outline Package [SOIC_N] | R-16 |
| ADN4666ARZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Standard Small Outline Package [SOIC_N] | R-16 |
| ADN4666ARUZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADN4666ARUZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |

[^0]

## ADN4666

## NOTES

## Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

## http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:
105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»
Телефон: +7 495 668-12-70 (многоканальный)
Факс: +7 495 668-12-70 (доб.304)
E-mail: info@moschip.ru
Skype отдела продаж:
moschip.ru
moschip.ru_6
moschip.ru_4
moschip.ru_9


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

