# ANALOG 0.2 µV/°C Offset Drift, 105 MHz, Low Power, Multimode, Rail-to-Rail Amplifier

## Data Sheet **[ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

**Ultralow supply current Full power mode: 500 µA Sleep mode: 74 µA Shutdown mode: 2.9 µA Dynamic power scaling Turn-on time from shutdown mode: 1.5 µs Turn-on time from sleep mode: 0.45 µs High speed performance with dc precision Input offset voltage: 125 µV maximum Input offset voltage drift: 1.5 µV/°C maximum −3 dB bandwidth: 105 MHz Slew rate: 160 V/ µs Low noise and distortion 5.9 nV/√Hz input voltage noise with 8 Hz 1/f corner −102 dBc/−126 dBc HD2/HD3 at 100 kHz Wide supply range: 2.7 V to 10 V Small package: 8-lead SOT-23**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Portable and battery-powered instruments and systems High channel density data acquisition systems Precision analog-to-digital converter (ADC) drivers Voltage reference buffers Portable point of sales terminals Active RFID readers**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) is a high speed, voltage feedback, rail-to-rail output, single operational amplifier with three power modes: full power mode, sleep mode, and shutdown mode. In full power mode, this amplifier provides a wide bandwidth of 105 MHz at a gain of +1, a fast slew rate 160 V/μs, and excellent dc precision with a low input offset voltage of  $125 \mu V$  (maximum) and an input offset voltage drift of 1.5  $\mu$ V/°C (maximum), while con-suming only 500 μA of quiescent current. Despite being a low power amplifier, th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) provides excellent overall performance, making it ideal for low power, high resolution data conversion systems.

For data conversion applications where minimizing power dissipation is paramount, th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) offers a method to reduce power by dynamically scaling the quiescent power of the ADC driver with the sampling rate of the system by switching the amplifier to a lower power mode between samples.

### **TYPICAL APPLICATIONS CIRCUIT**

<span id="page-0-3"></span>

Sleep mode reduces the amplifier quiescent current to 74  $\mu$ A and provides a fast turn-on time of only 0.45 µs, enabling the use of dynamic power scaling for sample rates approaching 2 MSPS. For additional power savings at lower samples rates, the shutdown mode further reduces the quiescent current to only  $2.9 \mu A$ .

The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) operates over a wide range of supply voltages and is fully specified at supplies of  $3 \text{ V}$ ,  $5 \text{ V}$  and  $\pm 5 \text{ V}$ . This amplifier is available in a compact, 8-lead SOT-23 package and is rated to operate over the industrial temperature range of −40°C to +125°C.



*Figure 2. Quiescent Power Dissipation vs. ADC Sample Rate, Using Dynamic Power Scaling for the Two Low Power Modes*

#### **Table 1. Complementary ADCs to th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)**



<sup>1</sup> This SNR value is for the A Grade version of th[e AD7980.](http://www.analog.com/AD7980?doc=ADA4805-1_4805-2.pdf)

**Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADA4806-1.pdf&product=ADA4806-1&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

## **TABLE OF CONTENTS**





### <span id="page-1-0"></span>**REVISION HISTORY**

9/15-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

### <span id="page-2-1"></span>**±5 V SUPPLY**

 $V_S = \pm 5$  V at  $T_A = 25^{\circ}\text{C}$ ;  $R_F = 0$   $\Omega$  for  $G = +1$ ; otherwise,  $R_F = 1$  k $\Omega$ ;  $R_L = 2$  k $\Omega$  to ground; unless otherwise noted.



<span id="page-3-1"></span>

 $1$  f<sub>c</sub> is the fundamental frequency.

<sup>2</sup> Guaranteed, but not tested.

### <span id="page-3-0"></span>**5 V SUPPLY**

 $V_S = 5$  V at  $T_A = 25^{\circ}$ C;  $R_F = 0$   $\Omega$  for  $G = +1$ ; otherwise,  $R_F = 1$  k $\Omega$ ;  $R_L = 2$  k $\Omega$  to midsupply; unless otherwise noted.

### **Table 3.**



## Data Sheet **ADA4806-1**



<span id="page-5-1"></span>

 $1$  f<sub>c</sub> is the fundamental frequency.

<sup>2</sup> Guaranteed, but not tested.

### <span id="page-5-0"></span>**3 V SUPPLY**

 $V_S = 3$  V at T<sub>A</sub> = 25°C; R<sub>F</sub> = 0  $\Omega$  for G = +1; otherwise, R<sub>F</sub> = 1 k $\Omega$ ; R<sub>L</sub> = 2 k $\Omega$  to midsupply; unless otherwise noted.

#### **Table 4.**



## Data Sheet **ADA4806-1**



 $1$  f<sub>c</sub> is the fundamental frequency.

<sup>2</sup> Guaranteed, but not tested.

### <span id="page-7-4"></span><span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 5.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-7-1"></span>**THERMAL RESISTANCE**

θ<sub>JA</sub> is specified for the worst case conditions, that is, θ<sub>JA</sub> is specified for a device soldered in a circuit board for surface-mount packages. [Table 6](#page-7-6) lists the  $\theta_{IA}$  for the [ADA4806-1.](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)

#### <span id="page-7-6"></span>**Table 6. Thermal Resistance**



### <span id="page-7-2"></span>**MAXIMUM POWER DISSIPATION**

The maximum safe power dissipation for th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) is limited by the associated rise in junction temperature  $(T_J)$  on the die. At approximately 150°C, which is the glass transition temperature, the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of th[e ADA4806-1.](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) Exceeding a junction temperature of 175°C for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package  $(P_D)$  is the sum of the quiescent power dissipation and the power dissipated in the die due to the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) output load drive.

The quiescent power dissipation is the voltage between the supply pins  $(V_s)$  multiplied by the quiescent current  $(I_s)$ .

*PD* = *Quiescent Power* + (*Total Drive Power* − *Load Power*)

$$
P_D = (V_S \times I_S) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_L}\right) - \frac{V_{OUT}^2}{R_L}
$$

RMS output voltages must be considered. If RL is referenced to −VS, as in single-supply operation, the total drive power is  $V_s \times I<sub>OUT</sub>$ . If the rms signal levels are indeterminate, consider the worst case, when  $V_{\text{OUT}} = V_s/4$  for  $R_L$  to midsupply.

$$
P_D = (V_S \times I_S) + \frac{(V_S / 4)^2}{R_L}
$$

In single-supply operation with  $R<sub>L</sub>$  referenced to  $-V<sub>S</sub>$ , the worst case is  $V_{\text{OUT}} = V_s/2$ .

Airflow increases heat dissipation, effectively reducing  $\theta_{IA}$ . Additionally, more metal directly in contact with the package leads and exposed pad from metal traces, through holes, ground, and power planes reduces  $\theta_{IA}$ .

[Figure 3](#page-7-5) shows the maximum safe power dissipation in the package vs. the ambient temperature on a JEDEC standard, 4-layer board.  $\theta_{IA}$  values are approximations.



<span id="page-7-5"></span>*Figure 3. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board*

#### <span id="page-7-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 4. Pin Configuration*

#### **Table 7. Pin Function Descriptions**



### <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $R<sub>L</sub> = 2 kΩ$ , unless otherwise noted. When  $G = +1$ ,  $R<sub>F</sub> = 0 Ω$ .



*Figure 5. Small Signal Frequency Response for Various Gains*



*Figure 6. Small Signal Frequency Response for Various Temperatures*



*Figure 7. Small Signal Frequency Response for Various Supply Voltages*



*Figure 8. Large Signal Frequency Response for Various Gains*



*Figure 9. Large Signal Frequency Response for Various Temperatures*



*Figure 10. Frequency Response for Various Output Voltages*

#### **12 CL = 15pF VS = ±2.5V G = +1 9 R<sub>L</sub> = 2kΩ**<br>V<sub>OUT</sub> = 20mV p-p  $C_1$ **6** මූ **CLOSED-LOOP GAIN (dB)**  $C_L = 5pF$ CLOSED-LOOP GAIN **3**  $C_L = 0pF$ **0**  $C_L$  = 15pF<br>**R<sub>S</sub>** = 226Ω **–3 –6 –9 –12** 808 13391-309 **1 10 100** 3391 **FREQUENCY (MHz)**

<span id="page-10-0"></span>*Figure 11. Small Signal Frequency Response for Various Capacitive Loads (Se[e Figure 47\)](#page-16-1)*

![](_page_10_Figure_3.jpeg)

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_5.jpeg)

*Figure 13. Total Harmonic Distortion vs. Output Voltage For Various Frequencies*

![](_page_10_Figure_7.jpeg)

![](_page_10_Figure_8.jpeg)

*Figure 15. Distortion vs. Frequency for Various Supplies, G = +1*

![](_page_10_Figure_10.jpeg)

### Data Sheet **ADA4806-1**

<span id="page-11-1"></span><span id="page-11-0"></span>![](_page_11_Figure_2.jpeg)

### 13000<br>  $\frac{12}{5}$ <br>  $\frac{13}{5}$ <br>  $\frac{2500}{2}$ <br>  $\frac{2500}{2}$ <br>  $\frac{1500}{2}$ <br>  $\frac{1500}{2}$ <br>  $\frac{1500}{2}$ <br>  $\frac{150}{2}$ <br>  $\frac$ **INPUT OFFSET VOLTAGE (µV)** 0<br>-120 **–120 –90 –60 –30 0 30 60 90 120 500 1000 1500 2000 2500 3000 3500 4000 4500 V<sub>S</sub> = ±2.5V<br>π = 9.8μV<br>σ = 19.5μV**

![](_page_12_Figure_2.jpeg)

![](_page_12_Figure_3.jpeg)

![](_page_12_Figure_4.jpeg)

![](_page_12_Figure_5.jpeg)

<span id="page-12-0"></span>*Figure 25. Input Bias Current vs. Temperature for Various Supplies (Se[e Figure 49\)](#page-16-3)*

![](_page_12_Figure_7.jpeg)

![](_page_12_Figure_8.jpeg)

![](_page_12_Figure_9.jpeg)

![](_page_12_Figure_10.jpeg)

### Data Sheet **ADA4806-1**

![](_page_13_Figure_2.jpeg)

*Figure 29. Small Signal Transient Response for Various Supplies*

![](_page_13_Figure_4.jpeg)

![](_page_13_Figure_5.jpeg)

![](_page_13_Figure_6.jpeg)

<span id="page-13-0"></span>*Figure 31. Turn-On Response Time from Shutdown for Various Temperatures (Se[e Figure 50\)](#page-16-4)*

![](_page_13_Figure_8.jpeg)

*Figure 32. Large Signal Transient Response for Various Supplies*

![](_page_13_Figure_10.jpeg)

![](_page_13_Figure_11.jpeg)

<span id="page-13-1"></span>*Figure 34. Turn-On Response Time from Sleep for Various Temperatures (Se[e Figure 50\)](#page-16-4)*

### Data Sheet **ADA4806-1**

![](_page_14_Figure_1.jpeg)

<span id="page-14-0"></span>*Figure 35. Turn-Off Response Time to Shutdown for Various Temperatures (Se[e Figure 51\)](#page-16-5)*

![](_page_14_Figure_3.jpeg)

*Figure 36. Turn-On Response Time from Shutdown for Various Supplies*

![](_page_14_Figure_5.jpeg)

*Figure 37. Turn-Off Response Time to Shutdown for Various Supplies*

![](_page_14_Figure_7.jpeg)

<span id="page-14-1"></span>*Figure 38. Turn-Off Response Time to Sleep for Various Temperatures (Se[e Figure 51\)](#page-16-5)*

![](_page_14_Figure_9.jpeg)

*Figure 39. Turn-On Response Time from Sleep for Various Supplies*

![](_page_14_Figure_11.jpeg)

*Figure 40. Turn-Off Response Time to Sleep for Various Supplies*

![](_page_15_Figure_2.jpeg)

*Figure 41. Quiescent Supply Current vs. Temperature*

![](_page_15_Figure_4.jpeg)

*Figure 42. SHUTDOWN and SLEEP Threshold vs. Supply Voltage from Ground for Various Temperatures*

![](_page_15_Figure_6.jpeg)

![](_page_15_Figure_7.jpeg)

*Figure 44. Sleep Mode Quiescent Supply Current vs. Temperature*

![](_page_15_Figure_9.jpeg)

![](_page_15_Figure_10.jpeg)

![](_page_15_Figure_11.jpeg)

*Figure 46. Open-Loop Gain and Phase Margin*

## <span id="page-16-0"></span>TEST CIRCUITS

![](_page_16_Figure_3.jpeg)

<span id="page-16-1"></span>*Figure 47. Output Capacitive Load Behavior Test Circuit (Se[e Figure 11\)](#page-10-0)*

![](_page_16_Figure_5.jpeg)

**+2.5V SHUTDOWN OR SLEEP V**<sub>OUT</sub> **0.5V 2kΩ –2.5V 5V +** 3391-404 13391-404 **– –2.5V**

<span id="page-16-4"></span>*Figure 50. Turn-On Response Test Circuit (Se[e Figure 31](#page-13-0) and [Figure 34\)](#page-13-1)*

![](_page_16_Figure_8.jpeg)

<span id="page-16-5"></span>*Figure 51. Turn-Off Response Test Circuit (Se[e Figure 35](#page-14-0) and [Figure 38\)](#page-14-1)*

<span id="page-16-2"></span>![](_page_16_Figure_10.jpeg)

![](_page_16_Figure_11.jpeg)

<span id="page-16-3"></span>*Figure 49. Input Bias Current Temperature Test Circuit (Se[e Figure 25\)](#page-12-0)*

### <span id="page-17-1"></span><span id="page-17-0"></span>THEORY OF OPERATION **AMPLIFIER DESCRIPTION**

Th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) has a bandwidth of 105 MHz and a slew rate of 160 V/ $\mu$ s. It has an input referred voltage noise of only 5.9 nV/ $\sqrt{\text{Hz}}$ . The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) operates over a supply voltage range of 2.7 V to 10 V and consumes only 500  $\mu$ A of supply current at V<sub>s</sub> = 5 V. The low end of the supply range allows −10% variation of a 3 V supply. The amplifier is unity-gain stable, and the input structure results in an extremely low input 1/f noise. Th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) uses a slew enhancement architecture, as shown i[n Figure 52.](#page-17-4) The slew enhancement circuit detects the absolute difference between the two inputs. It then modulates the tail current, ITAIL, of the input stage to boost the slew rate. The architecture allows a higher slew rate and fast settling time with low quiescent current while maintaining low noise.

![](_page_17_Figure_3.jpeg)

*Figure 52. Slew Enhancement Circuit*

13391-255

### <span id="page-17-4"></span><span id="page-17-2"></span>**INPUT PROTECTION**

The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) is fully protected from ESD events, withstanding human body model ESD events of ±3.5 kV and charged device model events of ±1.25 kV with no measured performance degradation. The precision input is protected with an ESD network between the power supplies and diode clamps across the input device pair, as shown in [Figure 53.](#page-17-5)

![](_page_17_Figure_7.jpeg)

<span id="page-17-5"></span>*Figure 53. Input Stage and Protection Diodes*

For differential voltages above approximately 1.2 V at room temperature, and 0.8 V at 125°C, the diode clamps begin to conduct. If large differential voltages must be sustained across the input terminals, the current through the input clamps must be limited to less than 10 mA. Series input resistors that are sized appropriately for the expected differential overvoltage provide the needed protection.

The ESD clamps begin to conduct for input voltages that are more than 0.7 V above the positive supply and input voltages more than 0.7 V below the negative supply. If an overvoltage condition is expected, the input current must be limited to less than 10 mA.

### <span id="page-17-3"></span>**SHUTDOWN/SLEEP MODE OPERATION**

[Figure 54](#page-17-6) shows th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) shutdown circuitry. To maintain very low supply current in shutdown mode, no internal pull-up resistor is supplied; therefore, the SHUTDOWN pin must be driven high or low externally and must not be left floating. Pulling the  $\overline{\text{SHUTDOWN}}$  pin to ≥1 V below midsupply turns the device off, reducing the supply current to 2.9 µA for a 5 V supply. When the amplifier is powered down, its output enters a high impedance state. The output impedance decreases as frequency increases. In shutdown mode, a forward isolation of −62 dB can be achieved at 100 kHz (see [Figure 21\)](#page-11-1).

A second circuit similar t[o Figure 54](#page-17-6) is used for sleep mode operation. Pulling the SLEEP pin low places the amplifier in a low power state, drawing only 74 µA from a 5 V supply. Leaving the amplifier biased on at a very low level greatly reduces the turnon time from sleep to full power mode, thus enabling dynamic power scaling of th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) at higher sample rates.

![](_page_17_Figure_15.jpeg)

![](_page_17_Figure_16.jpeg)

*Figure 54. Shutdown/Sleep Equivalent Circuit*

<span id="page-17-6"></span>The SHUTDOWN pin and the SLEEP pin are protected by ESD clamps, as shown i[n Figure 54.](#page-17-6) Voltages beyond the power supplies cause these diodes to conduct. To protect the SHUTDOWN and SLEEP pins, ensure that the voltage to these pins does not exceed 0.7 V above the positive supply or 0.7 V below the negative supply. If an overvoltage condition is expected, the input current must be limited to less than 10 mA with a series resistor.

[Table 8](#page-18-1) summarizes the threshold voltages for the SHUTDOWN and SLEEP pins for various supplies. [Table 9](#page-18-2) shows the truth table for the SHUTDOWN and SLEEP pins.

#### <span id="page-18-1"></span>**Table 8. Threshold Voltages for Enabled Mode and Shutdown/Sleep Modes**

![](_page_18_Picture_579.jpeg)

<span id="page-18-2"></span>![](_page_18_Picture_580.jpeg)

![](_page_18_Picture_581.jpeg)

### <span id="page-18-0"></span>**NOISE CONSIDERATIONS**

[Figure 55](#page-18-3) shows the primary noise contributors for the typical gain configurations. The total output noise  $(v_{n\_OUT})$  is the root sum square of all the noise contributions.

![](_page_18_Figure_9.jpeg)

<span id="page-18-3"></span>*Figure 55. Noise Sources in Typical Connection*

The output noise spectral density is calculated by

$$
v_{n\_OUT} = \sqrt{4kTR_F + \left(1 + \frac{R_F}{R_G}\right)^2 \left[4kTR_S + i_{n+}^2 R_S^2 + v_n^2\right] + \left(\frac{R_F}{R_G}\right)^2 4kTR_G + i_{n-}^2 R_F^2}
$$

where:

*k* is Boltzmann's constant.

*T* is the absolute temperature in degrees Kelvin.

*RF* and *RG* are the feedback network resistances, as shown in [Figure 55.](#page-18-3)

*RS* is the source resistance, as shown in [Figure 55.](#page-18-3)

*in*<sup>+</sup> and *in*<sup>−</sup> represent the amplifier input current noise spectral density in pA/√Hz.

 $v_n$  is the amplifier input voltage noise spectral density in nV/√Hz.

Source resistance noise, amplifier input voltage noise  $(v_n)$ , and the voltage noise from the amplifier input current noise  $(i_{n+} \times R_S)$  are all subject to the noise gain term  $(1 + R_F/R_G)$ .

[Figure 56](#page-18-4) shows the total referred to input (RTI) noise due to the amplifier vs. the source resistance. Note that with a 5.9 nV/ $\sqrt{Hz}$  input voltage noise and 0.6 pA/ $\sqrt{Hz}$  input current noise, the noise contributions of the amplifier are relatively small for source resistances from approximately 2.6 kΩ to 47 kΩ.

The Analog Devices, Inc., silicon germanium (SiGe) bipolar process makes it possible to achieve a low noise of 5.9  $\text{nV}/\sqrt{\text{Hz}}$ for th[e ADA4806-1.](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) This noise is much improved compared to similar low power amplifiers with a supply current in the range of hundreds of microamperes.

![](_page_18_Figure_23.jpeg)

<span id="page-18-4"></span>*Figure 56. RTI Noise vs. Source Resistance*

### <span id="page-19-0"></span>APPLICATIONS INFORMATION **SLEW ENHANCEMENT**

<span id="page-19-1"></span>The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) has an internal slew enhancement circuit that increases the slew rate as the feedback error voltage increases. This circuit allows the amplifier to settle a large step response faster, as shown i[n Figure 57.](#page-19-5) This is useful in ADC applications where multiple input signals are multiplexed. The impact of the slew enhancement can also be seen in the large signal frequency response, where larger input signals cause a slight increase in peaking, as shown i[n Figure 58.](#page-19-6)

<span id="page-19-5"></span>![](_page_19_Figure_4.jpeg)

<span id="page-19-6"></span>*Figure 58. Peaking in Frequency Responses as Signal Level Changes, G = +1*

### <span id="page-19-2"></span>**EFFECT OF FEEDBACK RESISTOR ON FREQUENCY RESPONSE**

The amplifier input capacitance and feedback resistor form a pole that, for larger value feedback resistors, can reduce phase margin and contribute to peaking in the frequency response. [Figure 59](#page-19-7) shows the peaking for selected feedback resistors  $(R_F)$ when the amplifier is configured in a gain of +2[. Figure 59](#page-19-7) also shows how peaking can be mitigated with the addition of a small value capacitor placed across the feedback resistor of the amplifier.

![](_page_19_Figure_8.jpeg)

*Figure 59. Peaking in Frequency Response at Selected RF Values*

### <span id="page-19-7"></span><span id="page-19-3"></span>**COMPENSATING PEAKINGIN LARGE SIGNAL FREQUENCY RESPONSE**

At high frequency, the slew enhancement circuit can contribute to peaking in the large signal frequency response[. Figure 59](#page-19-7) shows the effect of a feedback capacitor on the small signal response, whereas [Figure 60](#page-19-8) shows that the same technique is effective for reducing peaking in the large signal response.

![](_page_19_Figure_12.jpeg)

*Figure 60. Peaking Mitigation in Large Signal Frequency Response*

### <span id="page-19-8"></span><span id="page-19-4"></span>**DRIVING LOW POWER, HIGH RESOLUTION SUCCESSIVE APPROXIMATION REGISTER (SAR) ADCs**

The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) is ideal for driving low power, high resolution SAR ADCs. The 5.9 nV/ $\sqrt{Hz}$  input voltage noise and rail-to-rail output stage of th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) help minimize distortion at large output levels. With its low power of 500 µA, the amplifier consumes power that is compatible with low power SAR ADCs, which are usually in the microwatt ( $\mu$ W) to low milliwatt (mW) range. Furthermore, the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) supports a single-supply configuration; the input common-mode range extends to 0.1 V below the negative supply, and 1 V below the positive supply.

[Figure 61](#page-20-1) shows a typical 16-bit, single-supply application. The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) drives th[e AD7980,](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) a 16-bit, 1 MSPS, SAR ADC in a low power configuration. Th[e AD7980](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) operates on a 2.5 V supply and supports an input from  $0 \text{ V}$  to  $V_{REF}$ . In this case, the [ADR435](http://www.analog.com/adr435?doc=ADA4806-1.pdf) provides a 5 V reference. Th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) is used both as a driver for th[e AD7980](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) and as a reference buffer for the [ADR435.](http://www.analog.com/adr435?doc=ADA4806-1.pdf)

The low-pass filter formed by R3 and C1 reduces the noise to the input of the ADC (see [Figure 61\)](#page-20-1). In lower frequency applications, the designer can reduce the corner frequency of the filter to remove additional noise.

![](_page_20_Figure_4.jpeg)

*Figure 61. Driving th[e AD7980](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) with the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)*

<span id="page-20-1"></span>In this configuration, the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) consume 7.2 mW of quiescent power. The measured signal-to-noise ratio (SNR), THD, and signal-to-noise-and-distortion ratio (SINAD) of the whole system for a 10 kHz signal are 89.4 dB, 104 dBc, and 89.3 dB, respectively. This translates to an effective number of bits (ENOB) of 14.5 at 10 kHz, which is compatible with the [AD7980](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) performance. [Table 10](#page-20-2) shows the performance of this setup at selected input frequencies.

### <span id="page-20-0"></span>**DYNAMIC POWER SCALING**

One of the merits of a SAR ADC, like the [AD7980,](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) is that its power scales with the sampling rate. This power scaling makes SAR ADCs very power efficient, especially when running at a low sampling frequency. However, the ADC driver used with the SAR ADC traditionally consumes constant power regardless of the sampling frequency.

[Figure 62](#page-20-3) illustrates a method by which the quiescent power of the ADC driver can be dynamically scaled with the sampling rate of the system. By providing properly timed signals to the convert input (CNV) pin of the ADC and the SHUTDOWN and SLEEP pins of the [ADA4806-1,](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) both devices can be run at optimum efficiency.

![](_page_20_Figure_10.jpeg)

*Figure 62[. ADA4806-1/](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)[AD7980](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) Power Management Circuitry*

<span id="page-20-3"></span>[Figure 63](#page-21-0) illustrates the relative signal timing for power scaling the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) and the [AD7980.](http://www.analog.com/AD7980?doc=ADA4806-1.pdf) To prevent any degradation in the performance of the ADC, th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) must have a fully settled output into the ADC before the activation of the CNV pin. The amplifier on-time  $(t_{AMR,ON})$  is the time the amplifier is enabled prior to the rising edge of the CNV signal; this time depends on whether the SHUTDOWN pin or SLEEP pin is being driven. In the example shown in [Figure 64,](#page-21-1)  $t_{AMR,ON}$  is 3 µs for the SHUTDOWN pin and 0.5 us for the SLEEP pin. After a conversion, the SHUTDOWN pin and/or the SLEEP pin of the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) are pulled low when the ADC input is inactive in between samples. While in shutdown mode, th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) output impedance is high.

<span id="page-20-2"></span>![](_page_20_Picture_593.jpeg)

![](_page_20_Picture_594.jpeg)

![](_page_21_Figure_2.jpeg)

![](_page_21_Figure_3.jpeg)

<span id="page-21-0"></span>[Figure 64](#page-21-1) shows the quiescent power of the [ADA4806-1,](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) operating from a single +6 V supply, without power scaling and while power scaling via the SHUTDOWN pin and the SLEEP pin. Without power scaling, the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) consumes constant power regardless of the sampling frequency, as shown in Equation 1.

$$
P_Q = I_Q \times V_S \tag{1}
$$

With power scaling, the quiescent power becomes proportional to the ratio between the amplifier on time,  $t_{\rm AMP, ON}$ , and the sampling time, ts:

$$
P_Q = \left(I_{Q_{-}on} \times V_S \times \frac{t_{AMP,ON}}{t_S}\right) + \left(I_{Q_{-}off} \times V_S \times \frac{t_S - t_{AMP,ON}}{t_S}\right) (2)
$$

Thus, by dynamically switching the [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) between shutdown/sleep and full power modes between consecutive samples, the quiescent power of the driver scales with the sampling rate.

Note that  $t_{AMR, ON}$  i[n Figure 64](#page-21-1) is 3 µs for the  $\overline{SHUTIONN}$  pin and 0.5 µs for the SLEEP pin.

![](_page_21_Figure_10.jpeg)

<span id="page-21-1"></span>*Figure 64. Quiescent Power Consumption of th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) vs. ADC Sample Rate, Using Dynamic Power Scaling*

### <span id="page-22-0"></span>**SINGLE-ENDED TO DIFFERENTIAL CONVERSION**

Most high resolution ADCs have differential inputs to reduce common-mode noise and harmonic distortion. Therefore, it is necessary to use an amplifier to convert a single-ended signal into a differential signal to drive the ADCs.

There are two common ways the user can convert a single-ended signal into a differential signal: either use a differential amplifier, or configure two amplifiers as shown i[n Figure 65.](#page-22-2) The use of a differential amplifier yields better performance, whereas the 2-op-amp solution results in lower system cost. The [ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) solves this dilemma of choosing between the two methods by combining the advantages of both. Its low harmonic distortion, low offset voltage, and low bias current mean that it can produce a differential output that is well matched with the performance of the high resolution ADCs.

[Figure 65](#page-22-2) shows how th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) converts a single-ended signal into a differential output. The first amplifier is configured in a gain of +1 with its output then inverted to produce the complementary signal. The differential output then drives the [AD7982,](http://www.analog.com/AD7982?doc=ADA4805-1_4805-2.pdf) an 18-bit, 1 MSPS SAR ADC. To further reduce noise, the user can reduce the values of R1 and R2. However, note that this increases the power consumption. The low-pass filter of the ADC driver limits the noise to the ADC.

The measured SNR, THD, and SINAD of the whole system for a 10 kHz signal are 93 dB, 113 dBc, and 93 dB, respectively. This translates to an ENOB of 15.1 at 10 kHz, which is compatible with the performance of the [AD7982.](http://www.analog.com/AD7982?doc=ADA4805-1_4805-2.pdf) [Table 11](#page-22-3) shows the performance of this setup at selected input frequencies.

#### <span id="page-22-3"></span>**Table 11. System Performance at Selected Input Frequencies for Driving the [AD7982](http://www.analog.com/AD7982?doc=ADA4805-1_4805-2.pdf) Differentially**

![](_page_22_Picture_486.jpeg)

### <span id="page-22-1"></span>**LAYOUT CONSIDERATIONS**

To ensure optimal performance, careful and deliberate attention must be paid to the board layout, signal routing, power supply bypassing, and grounding.

#### *Ground Plane*

It is important to avoid ground in the areas under and around the input and output of th[e ADA4806-1.](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) Stray capacitance between the ground plane and the input and output pads of a device is detrimental to high speed amplifier performance. Stray capacitance at the inverting input, together with the amplifier input capacitance, lowers the phase margin and can cause instability. Stray capacitance at the output creates a pole in the feedback loop, which can reduce phase margin and cause the circuit to become unstable.

#### *Power Supply Bypassing*

Power supply bypassing is a critical aspect in the performance of the [ADA4806-1.](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf) A parallel connection of capacitors from each power supply pin to ground works best. Smaller value ceramic capacitors offer better high frequency response, whereas larger value ceramic capacitors offer better low frequency performance.

Paralleling different values and sizes of capacitors helps to ensure that the power supply pins are provided with a low ac impedance across a wide band of frequencies. This is important for minimizing the coupling of noise into the amplifier—especially when the amplifier PSRR begins to roll off—because the bypass capacitors can help lessen the degradation in PSRR performance.

Place the smallest value capacitor on the same side of the board as the amplifier and as close as possible to the amplifier power supply pins. Connect the ground end of the capacitor directly to the ground plane.

It is recommended that a 0.1 µF ceramic capacitor with a 0508 case size be used. The 0508 case size offers low series inductance and excellent high frequency performance. Place a 10 µF electrolytic capacitor in parallel with the 0.1 µF capacitor. Depending on the circuit parameters, some enhancement to performance can be realized by adding additional capacitors. Each circuit is different and must be analyzed individually for optimal performance.

<span id="page-22-2"></span>![](_page_22_Figure_18.jpeg)

*Figure 65. Driving th[e AD7982](http://www.analog.com/AD7982?doc=ADA4806-1.pdf) with th[e ADA4806-1](http://www.analog.com/ADA4806-1?doc=ADA4806-1.pdf)*

### <span id="page-23-0"></span>OUTLINE DIMENSIONS

![](_page_23_Figure_3.jpeg)

**COMPLIANT TO JEDEC STANDARDS MO-178-BA**

*Figure 66. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8)*

*Dimensions shown in millimeters*

#### <span id="page-23-1"></span>**ORDERING GUIDE**

![](_page_23_Picture_256.jpeg)

 $1 Z =$  RoHS Compliant Part.

**©2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13391-0-9/15(0**)

![](_page_23_Picture_11.jpeg)

www.analog.com

**12-16-2008-A**

 $12 - 16 - 2008 - A$ 

Rev. 0 | Page 24 of 24

![](_page_24_Picture_0.jpeg)

info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9