D2-4 Family Audio SOC

Intelligent Digital Amplifier PWM Controller and Audio Processor

FN6785
Rev 2.00
Mar 19, 2019

[illegible]

[illegible]

Related Literature

For a full list of related documents, visit our website:

- [illegible] device pages

Features

- All digital class-D amplifier controller with integrated digital Signal Processing (DSP)
- Fully programmable audio signal path parameters
- Up to 5 channels of Digital Signal Processing (DSP)
- Includes equalizers, filters, mixers, and other common audio processing blocks
- Audio enhancement algorithms included
- [illegible] digital audio stereo inputs
- [illegible]
- [illegible]
- [illegible]

Applications

- PC/multimedia speakers
- Digital TV audio systems
- Portable docking stations
- Powered speaker systems

FIGURE 1. TYPICAL APPLICATION

Table of Contents

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PACKAGE (Pb-free/Halogen-free/ Sn-free) (Note 4)	PART NUMBER	TEMP RANGE (°C)	TAPE AND REEL (Units)	PACKAGE (Pb-free/Halogen)	PKG. DWG. #
D2-4S-ELG	D2 Audio DSP Sound Enhancement Algorithms	D2-4S-ELG#P	-40 to +85	-	48 ld QFN	L48.7x7
D2-4S-ELG-EVK (Note 5)	D2 Audio DSP Sound Enhancement Algorithms	D2-4S-ELG#P	-40 to +85	2k	48 ld QFN	L48.7x7
D2-4S-ELG-Z (Note 5)	D2 Audio DSP Sound Enhancement Algorithms SRS(HL)/SRS(WOW HD)*	D2-4S-ELG#Z	-40 to +85	-	48 ld QFN	L48.7x7
D2-4S-ELG-Z-EVK (Note 5)	D2 Audio DSP Sound Enhancement Algorithms SRS(HL)/SRS(WOW HD)*	D2-4S-ELG#Z	-40 to +85	2k	48 ld QFN	L48.7x7

NOTES:

1. See TB347 for details about reel specifications.
2. The D2-4 family supports audio processing algorithms for the D2 Audio DSP Sound Enhancement Algorithms, and DTS-HD(HRA, MSM, HDM) audio enhancement features. Algorithm support of these enhancements is device-dependent. See the specific part number for desired feature support.
3. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials; and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). The Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Pb-free or Green/RoHS Level (#P5), see the D2-4S-ELG or D2-4S-ELG-Z device pages. For more information about MSL, see TB363.

Pin Configuration



D2-4 Family Pin Descriptions

[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	Description
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]

D2-4 Family Pin Descriptions (continued)

PIN	PIN NAME (Note 5)	TYPE	[illegible]	[illegible]	DESCRIPTION
[illegible]	[illegible]	I/O	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	PWMGND	P	[illegible]	-	PWM output pin ground. Internally connected to [illegible].
[illegible]	[illegible]	I/O	[illegible]	[illegible]	PWM outputs. Output in Bank or Switch, depending on the output mode configuration setting. (Pins float on reset.)
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	PWMVDD	P	[illegible]	-	PWM output pin power. [illegible]
[illegible]	[illegible]	I/O	[illegible]	[illegible]	PWM outputs. Output in Bank or Switch, depending on the output mode configuration setting. (Pins float on reset.)
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	I/O	[illegible]	[illegible]	
[illegible]	[illegible]	P	[illegible]	-	Pin analog ground.
[illegible]	XTALI	I	[illegible]	-	Crystal oscillator analog input pin.
[illegible]	XTALO	O	[illegible]	-	Crystal oscillator analog output pin. [illegible]
[illegible]	[illegible]	P	[illegible]	-	Pin analog power 1.8V
[illegible]	[illegible]	I/O	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	O	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	I	[illegible]	-	[illegible]
[illegible]	[illegible]	I/O	[illegible]	[illegible]	[illegible]
[illegible]	SDA	I/O	[illegible]	[illegible]	Two-Wire serial data port, [illegible]
[illegible]	SCL	I/O	[illegible]	[illegible]	Two-Wire serial clock port, [illegible]

NOTES:

5. [illegible]
6. [illegible]
7. [illegible]

Absolute Maximum Ratings (Note 20)

Supply Voltage	
PLLVDD to AGND	-0.3 to 4.00
PVDD to AGND	-0.3 to 5.40
Input Voltage	
Any Input but SDA2	-0.3to PVDD + 0.3V
SDA2	-0.3to PLLVDD + 0.3V
Input Current, any Pin but Supplies	± 20mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Thermal Information

Thermal Resistance (typical)	θ_{JA} (°C/W) θ_{JC} (°C/W)
56 Ld TQFN (Notes 8, 9)	27 1.5
Storage Temperature Range	-65°C to +150°C
Maximum Storage Temperature	-55°C to +150°C
Pb-Free Reflow Profile	see (Note)

Recommended Operating Conditions T_A = -20° C (OSS = PLLOSS = 1.8V ±5%, PVDD = PVDDOSS = 3.3V ±5%, All grounds at 0.0V, All voltages referenced to ground. PLL = 24.576/12MHz, and 2.5x12.5MHz, sine coming at 0.6Vrms with typical audio data traffic.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Core Supply Pins	PLLDD	1.7	1.8	1.9	V
Active Current		-	500	-	mA
Power-Down Current (Note 24)		-	10	-	mA
Digital I/O and PWM Pad Ring Supply Pins	PLLDD and PVDDDD	3.0	3.3	3.6	V
Active Current		-	500	-	mA
Power-Down Current (Note 24)		-	100	-	mA
Analog Supply Pins (PLL)	PLLDD	1.7	1.8	1.9	V
Active Current		-	20	-	mA
Power-Down Current (Note 24)		-	0	-	mA

NOTE:
11. Power Down is with device in reset and clocks stopped.

Electrical Specifications T_A = -20° C, OSS = PLLOSS = 1.8V ±5%, PVDD = PVDDOSS = 3.3V ±5%, All grounds at 0.0V, All voltages referenced to ground. PLL = 24.576/12MHz, and 2.5x12.5MHz, sine coming at 0.6Vrms with typical audio data traffic.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital Input High Logic Level (Note 25)	V_{IH}	2.0	-	-	V
Digital Input Low Logic Level (Note 25)	V_{IL}	-	-	0.8	V
Digital Input Pull-up Resistor (Note 26) (I_{PULLUP} = Pad Drive)	R_{PU}	PVDD: 0.4	-	1.6	kΩ
Low Level Output Drive Voltage (IOL2) (I_{PULLUP} = Pad Drive)	V_{OL}	-	-	0.4	V
High Level Input Drive Voltage (IOL2) Pin	V_{OH}	0.7	-	PLLDD	V
Low Level Input Drive Voltage (IOL2) Pin	V_{IL}	-	-	0.3	V
Input Leakage Current (Note 26)	I_{IN}	-	-	±10	µA
Input Capacitance	C_{IN}	-	5	-	pF
Output Capacitance	C_{OUT}	-	5	-	pF
eMMC Output Match	R_{OUT}	-	30	-	Ω

Electrical Specifications T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±5%, all grounds at 0V, 40 oscillator fundamental crystal (Fund. XTL), or 24.576MHz, 1.8V or 3.3V CMOS clock source, unless otherwise noted (Continued)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
CRYSTAL OSCILLATOR					
Crystal Frequency (Fundamental Mode Crystal)	fxo	20	24.576	25	MHz
Duty Cycle	Dtc	40	-	60	%
Start-Up Time (Start-Up Time is Oscillator-enabled at both Valid Supply) to Stable Oscillation)	tstart	-	5	20	ms
PLL					
VCO Frequency	Fvco	240	294.912	300	MHz
PLL Lock Time from de-asserted Powerdown	tlock	-	5	-	ms
I2C POWER-ON RESET					
Reset Enabled Voltage Level	Vpor	0.95	1.10	1.30	V
POR Minimum Output Pulse Width	Tpw	-	5	-	ms
I2C COMPONENT SPECIFICATIONS					
Clock Frequency		1.4	1.5	1.7	V
Pulse Width Rejection	Tfse45	-	100	-	ns
Minimum Output Pulse Width	Tp_h	20	-	-	ns
SPI (SPIM) COMPONENT SPECIFICATIONS					
Clock Cycle		2.4	2.7	2.9	V
Pulse Width Rejection	Tfse50	-	100	-	ns
Minimum Output Pulse Width	Tx3	-	20	-	ns

NOTES:
12. All input pins except XTAL0.
13. All digital outputs. Drive strength for each digital pin is in the "D2-4 Family Pin Descriptions" on page 2.
14. Input leakage applies to all pins except XTAL0.

Serial Audio Interface Port Timing T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±10%, CLOAD = 20 MAXIMUM, MEDIUM DRIVE STRENGTH, 40 MHz CRYSTAL OR 24.576 MHz CLOCK SOURCE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK Period (SCLK)	tsclkp	40	-	10.0	ns
SCLK Pulse Width (HIGH and LOW) (SCLK)	tsclkh	40	-	-	ns
LRSR Set-Up to SCLK Rising Edge (LRSR)	tslrsh	20	-	-	ns
LRSR Hold from SCLK Rising (LRSR)	tshlr	20	-	-	ns
SDTR Set-Up to SCLK Rising Edge (SDTR)	tsdt	20	-	-	ns
SDTR Hold from SCLK Rising (SDTR)	tshdt	20	-	-	ns

FIGURE [illegible]. [illegible]

Two-Wire (I^2C) Interface Port Timing

[illegible]

DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNIT
SCL Frequency	[illegible]	-	-	[illegible]	[illegible]
Bus Free Time Between Transmissions	[illegible]	[illegible]	-	-	[illegible]
SCL Clock Low	[illegible]	[illegible]	-	-	[illegible]
SCL Clock High	[illegible]	[illegible]	-	-	[illegible]
Setup Time for a (Repeated) Start	[illegible]	[illegible]	-	-	[illegible]
Start Condition Hold Time	[illegible]	[illegible]	-	-	[illegible]
SDA Hold from SCL Falling [illegible]	[illegible]	-	[illegible]	-	[illegible]
SDA Setup Time to SCL Rising	[illegible]	[illegible]	-	-	[illegible]
SDA Output Delay Time from SCL Falling	[illegible]	-	-	[illegible]	[illegible]
Rise Time of Both SDA and SCL [illegible]	[illegible]	-	-	[illegible]	[illegible]
Fall Time of Both SDA and SCL [illegible]	[illegible]	-	-	[illegible]	[illegible]
Setup Time for a Stop Condition	[illegible]	[illegible]	-	-	[illegible]

NOTES:

[illegible]

[illegible]

FIGURE [illegible]. I^2C [illegible]

SPI™ Master Mode Interface Port Timing T_A = -20°C, DVDD = PVDD = 1.26 volts, RVDD = PVRVDD = 3.3V ±5%, 50 pinsheet DVDD 30 voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	8		ns
t_{hc}	MOSI Hold by Clock Edge	1.0		ns
t_{cd}	MISO Hold from Clock Edge		3 system clocks + 2ns	
t_{dd}	MISO Valid from Clock Edge		3 system clocks + 2ns	

SPI™ Slave Mode Interface Port Timing T_A = -20°C, DVDD = PVDD = 1.26 volts, RVDD = PVRVDD = 3.3V ±5% all grounds at GND, all voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	3 system clocks + 2ns		
t_{hc}	MOSI Hold by Clock Edge	3.0		ns
t_{cd}	MISO Hold from Clock Edge		3 system clock + 2ns	
t_{dd}	MISO Minimum Width	3 system clocks + 3ns		



FIGURE 6. SPI TIMING

Overview

The D2-4 family devices are integrated System-on-Chip (SoC) audio processors and Class D amplifier PWM controllers. They combine a high performance audio digital signal processor, complete audio processing, and selectable PWM output options for driving multiple-output power stage configurations. Stereo PDs and Mono BTL are supported. The SPI™ and I²C™ slave control serial interfaces enable integration compatibility with external system architectures and solutions. The audio path includes a stereo Sample Rate Converter (SRC) plus device-specific audio processing algorithms.

Output Configurations

A 3-channel PWM engine with application-selected configuration settings provides output options for combinations of output channels. Application-dependent configuration selection includes Stereo Speakers, Stereo Speakers with Subwoofer, Stereo Speakers and Stereo Bi-Amp Speaker outputs, as well as Stereo Line, Headphone Outputs, or Subwoofer Line Outputs. Depending on configuration settings, Half-bridge, Half-Bridge and Bridge-Tied-Load (BTL) output stage topologies, with either discrete or integrated output stages are supported.

Programmable Audio Processing

Programmable parameter settings for audio processing include volume control, path routing and mixing, high/low pass filtering, multiband equalizers, compressors, and loudness. These parameters can be adjusted using the D2 Audio Customization GUI software during design and development, or can be set through the device's serial interface within production-amplifier products.

Typical Performance

Most system performance is largely determined by the amplifier power stage, output filter, speakers, and enclosure components, and overall system design. Typical performance capability of amplifier power outputs varies from less than 100W to systems over 1000W. Speaker audio performance includes 20Hz to 20kHz frequency response, SNR of greater than 100dB, and THD+N performance typically below 0.1%.

Audio Enhancement Processing

The D2-4 family devices include 32-bit Audio DSP Sound Processing Technology (SPT) and 32-bit Audio DSP Sound Effects and DRAM (SEDR) SPT functions for D2-4 audio enhancement algorithms. These functions are integrated within the firmware of each device and are part of the standard audio signal flow.

Functional Description

Figure Block Diagram (1) shows a block diagram of the D2-4 family devices and is meant as a reference for many of the items in the following descriptions.

Serial Audio Digital Input

The D2-4 family devices have three Serial Audio Interface (SAI) port accessories that can determine all digital audio input. The SAI supports I²S, LJ, RJ, TDM, and PDM data formats and can operate in up to 256 bit TDM audio modes. The SAI input can operate in slave mode only. The digital audio input from the SAI input port routes directly through the Sample Rate Converter (SRC). Either TDM, I²S digital input or the S/PDIF digital input can be selected as the main audio input.

S/PDIF Digital Audio I/O

The D2-4 family contains one IEC60958 compliant S/PDIF Digital receiver input and one IEC60958 compatible S/PDIF Digital transmitter.

The S/PDIF receiver input includes an input transition detector, PLL, and error detection. The S/PDIF receiver has 8 channel status bits. The receiver meets the jitter tolerance specified in IEC60958-4.

The S/PDIF transmitter complies with the consumer applications defined in IEC60958-3. The transmitter supports 24-bit audio data, but does not support user bit and channel status.

Compressed digital formats are not decoded within the D2-4 family. However, a bitstream passthrough mode is supported from the SPDIFIN1 input to the SPDIFTX output, which allows for the passthrough of Dolby Digital, DTS, and other types of compressed audio input bitstream to make available at the product's S/PDIF output.

Sample Rate Converter

The D2-4 family devices include a 2-channel asynchronous Sample Rate Converter (SRC). The SRC converts audio data input sampled at one input sample rate to a fixed 48kHz output sample rate that aligns asynchronous input audio streams to a single rate for system processing. With an input sample rate between 8kHz and 192kHz, the SRC can convert any of the data from either the SAI or I²S/ PDIF input sources. In addition to converting the input sample rate to the output sample rate, input clock jitter and sampling jitter are attenuated by the SRC.

DSP

A 24-bit fixed point Digital Signal Processor (DSP) controls the audio signal flow and general system control functions within the D2-4 family devices.

Audio path signal routing, programmable parameter processing blocks, and control logic are defined within the device's internal firmware. Signal flow through the devices are buffered and processed through software specific function blocks, such as the SDR.

Audio Processing and Signal Flow

The audio processing within the D2-4 family devices is defined by the internal ROM firmware and executed by the DSP. This firmware defines the audio flow architecture and the processing blocks that are available. Figure Audio Processing and Signal Flow (2) shows the D2-4 family devices' internal audio processing functions within this architecture include:

- Mixer functions
- Routers
- Compressors and limiters
- Tone controls
- Multi-band equalizers (fully parametric and shelving)
- High-pass and low-pass crossover filters
- Volume and level controls
- Loudness compensation
- Input signal selection

Signal flow and input system definition is defined by the internal ROM firmware and executed as sub-block in programmable, which allows for adjustment of all of the parameters.

Signal flow and details of each of these audio processing blocks are shown in Figure 4.



Audio Enhancement Feature Processing

[illegible]

PWM Audio Outputs

[illegible]

I/O Control Pins

[illegible]

Timers

[illegible]

I²C 2-Wire Control Interface

[illegible]

Serial Peripheral Interface (SPI)

[illegible]

Control Register Summary

[illegible]



Temperature Sensing

[illegible]

Overcurrent Sensing

[illegible]

Power-Supply Synchronization

[illegible]

Error Reporting

[illegible]

Power Sequencing

[illegible]

Clock and PLL

[illegible]

Reset and Device Initialization

[illegible]

Boot Modes

[illegible]

- [illegible]
- [illegible]
- [illegible]
- [illegible]

[illegible]

[illegible]

[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	-	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]

[illegible]

Output Mode Configurations

[illegible]

[illegible]

[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]

[illegible]

[illegible]

[illegible]

Configuration Mode Assignment

[illegible]

TABLE 7. PIN CONTROL ASSIGNMENT FOR CONFIGURATION MODES 0-3

CONFIG MODE	CONFIG NUMBER	SPEAKER AMPLIFIER LEVEL SELECT	HEADSET AMPLIFIER LEVEL SELECT	PDM CHANNEL SELECT	PDM CHANNEL SOURCE SELECT	PDM CLOCK	PRESENCE PIN ASSIGNMENT	SUPPORTED AUDIO OUTPUT TOPOLOGY	AUDIO CHANNEL ASSIGNMENT
0	0	2.0 L/R 4 Quadrant	0	0	0	Left	0.0	0	4 Quadrant, Full Bridge	Powered Left
					1	Right	4.7	1	4 Quadrant, Full Bridge	Powered Right
					2	-	-	-	-	-
					3	-	-	-	-	-
					4	-	-	-	-	-
1	1	2.0 L/R L/R Sub Line	0	1	0	Left	0.1	0	4 Quadrant, Full Bridge	Powered Left
					1	Right	2.3	1	4 Quadrant, Full Bridge	Powered Right
					2	Line	6	-	Line Level	Line, Headphone Left
					3	Line	7	-	Line Level	Line, Headphone Right
					4	Sub	4, 5	-	Line Level Sub	Line Level Sub
2	2	2.0 L/R Sub + L/R Line	1	0	0	Left	0.0	0	Half Bridge	Powered Left
					1	Right	2.3	1	Half Bridge	Powered Right
					2	Line	6	-	Line Level	Line, Headphone Left
					3	Line	7	-	Line Level	Line, Headphone Right
					4	Sub	4, 5	2	2 Quadrant, Half Bridge	Powered Sub
3	2	2.2 Bi-amp	1	1	0	Left/Avg	0.1	0,1	Half Bridge	Powered Left HF
					1	L Ind/Avg	2.3	1,3	Half Bridge	Powered Left LF
					2	R Ind/Avg	4, 5	2	Half Bridge	Powered Right HF
					3	R Ind/Avg	6, 7	2	Half Bridge	Powered Right LF
					4	-	-	-	-	-

Revision History

The revision history provided for the informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

Date	Revision	Details
Mar 28, 2019	FN0763.2	Changed the base parts on page 2 in header to 32-bit Family Audio SOC. Updated Related Literature table. Replaced all words around "32-bit DSP" to "32 Audio DSP", "DdS-I" to "32-bit family", "Digital Audio Suite" to "Audio Software Framework", "SoundBuilder" to "Sound Enhancement Algorithm", "DSP Course II" to "32 Audio Customization SDK". Updated Audio Enhancement Feature Processing bullet points on page page 23. Updated Ordering Information table. Updated Figures 2, 3, 4, 5, and 6. Removed About Intersil section. Updated Trademarks section. Updated disclaimers.
May 5, 2016	FN0763.1	Updated entire datasheet applying Intersil's new standards. Updated Part Ordering Information table on page 5. Updated Note 8 on page 6. Updated Disclaimer to Renesas (DRS) Technology License Required Notice. Added Revision History section. Replaced Products on page to About Intersil verbiage. Updated About Intersil verbiage to these changes are as follows: About Intersil — Intersil Corporation is a pioneer in innovative ics. Our "dimension applies to..." to those from where dimensions were in metric format. Removed Notes #1, 6, and 8 in a line with.

Trademarks

DTS®,SRS,and DTS:SRS,WOW,HD™ are registered trademarks of DTS(USRS) Corporation. Windows™ is a registered trademark of Microsoft Corporation. Other product names are for identification purposes and may be trademarks and/or registered trademarks of their respective companies.

Disclaimer for DTS®(SRS) Technology License Required Notice:

NOTICE OF LICENSE REQUIREMENT: Supply of this implementation of DTS technology to OTS Product Licensees directly or through a distributor does not issue a royalty payment or convey a license, exhaust DTS' rights in the implementation, or imply a right under any patent or any other industrial or intellectual property right of DTS to use, either for sale, sell, or import such implementation in any finished enduser or ready-toresell product. A license from and royalty payment to DTS is required prior to and for such use.

Package Outline Drawing

For the most recent package outline drawing, see L48.7x7.

L48.7x7

48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 0, 6/10



NOTES:

1. Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as high reliability products or products for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001
Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:
moschip.ru
moschip.ru_4
moschip.ru_6
moschip.ru_9