

FEATURES

- 4-quadrant multiplication
- Low cost, 8-lead SOIC and PDIP packages
- Complete—no external components required
- Laser-trimmed accuracy and stability
- Total error within 2% of full scale
- Differential high impedance X and Y inputs
- High impedance unity-gain summing input
- Laser-trimmed 10 V scaling reference

APPLICATIONS

- Multiplication, division, squaring
- Modulation/demodulation, phase detection
- Voltage-controlled amplifiers/attenuators/filters

GENERAL DESCRIPTION

The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes high impedance, differential X and Y inputs, and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead PDIP and SOIC packages.

The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y input is typically less than 0.1% and noise referred to the output is typically less than 100 μV rms in a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth, 20 V/ μs slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns.

The versatility of the AD633 is not compromised by its simplicity. The Z input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplier gain, convert the output voltage to a current, and configure a variety of applications.


FUNCTIONAL BLOCK DIAGRAM

Figure 1.

The AD633 is available in 8-lead PDIP and SOIC packages. It is specified to operate over the 0°C to 70°C commercial temperature range (J Grade) or the -40°C to +85°C industrial temperature range (A Grade).

PRODUCT HIGHLIGHTS

1. The AD633 is a complete four-quadrant multiplier offered in low cost 8-lead SOIC and PDIP packages. The result is a product that is cost effective and easy to apply.
2. No external components or expensive user calibration are required to apply the AD633.
3. Monolithic construction and laser calibration make the device stable and reliable.
4. High (10 M Ω) input resistances make signal source loading negligible.
5. Power supply voltages can range from ± 8 V to ± 18 V. The internal scaling voltage is generated by a stable Zener diode; multiplier accuracy is essentially supply insensitive.

Rev. 1

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Applications Information	8
Applications	1	Multiplier Connections	8
Functional Block Diagram	1	Squaring and Frequency Doubling	8
General Description	1	Generating Inverse Functions	8
Product Highlights	1	Variable Scale Factor	9
Revision History	2	Current Output	9
Specifications	3	Linear Amplitude Modulator	9
Absolute Maximum Ratings	4	Voltage-Controlled, Low-Pass and High-Pass Filters	9
Thermal Resistance	4	Voltage-Controlled Quadrature Oscillator	10
ESD Caution	4	Automatic Gain Control (AGC) Amplifiers	10
Pin Configurations and Function Descriptions	5	Outline Dimensions	14
Typical Performance Characteristics	6	Ordering Guide	15
Functional Description	7		
Error Sources	7		

REVISION HISTORY

2/12—Rev. H to Rev. I

Changes to Figure 1	1
Changes to Figure 2	5
Changes to Generating Inverse Functions Section	8
Changes to Figure 15	9
Added Evaluation Board Section and Figure 23 to Figure 29, Renumbered Sequentially	12
Changes to Ordering Guide	15

4/11—Rev. G to Rev. H

Changes to Figure 1, Deleted Figure 2	1
Added Figure 2, Figure 3, Table 4, Table 5	5
Deleted Figure 9, Renumbered Subsequent Figures	6
Changes to Figure 15	9

4/10—Rev. F to Rev. G

Changes to Equation 1	6
Changes to Equation 5 and Figure 14	7
Changes to Figure 21	9

10/09—Rev. E to Rev. F

Changes to Format	Universal
Changes to Figure 21	9
Updated Outline Dimensions	11
Changes to Ordering Guide	12

10/02—Rev. D to Rev. E

Edits to Title of 8-Lead Plastic SOIC Package (RN-8)	1
Edits to Ordering Guide	2
Change to Figure 13	7
Updated Outline Dimensions	8

SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L \geq 2\text{ k}\Omega$.

Table 1.

Parameter	Conditions	AD633J, AD633A			Unit
		Min	Typ	Max	
TRANSFER FUNCTION		$W = \frac{(X1 - X2)(Y1 - Y2)}{10\text{ V}} + Z$			
MULTIPLIER PERFORMANCE					
Total Error	$-10\text{ V} \leq X, Y \leq +10\text{ V}$		± 1	$\pm 2^1$	% full scale
T_{MIN} to T_{MAX}			± 3		% full scale
Scale Voltage Error	SF = 10.00 V nominal		$\pm 0.25\%$		% full scale
Supply Rejection	$V_S = \pm 14\text{ V}$ to $\pm 16\text{ V}$		± 0.01		% full scale
Nonlinearity, X	$X = \pm 10\text{ V}$, $Y = +10\text{ V}$		± 0.4	$\pm 1^1$	% full scale
Nonlinearity, Y	$Y = \pm 10\text{ V}$, $X = +10\text{ V}$		± 0.1	$\pm 0.4^1$	% full scale
X Feedthrough	Y nulled, $X = \pm 10\text{ V}$		± 0.3	$\pm 1^1$	% full scale
Y Feedthrough	X nulled, $Y = \pm 10\text{ V}$		± 0.1	$\pm 0.4^1$	% full scale
Output Offset Voltage			± 5	$\pm 50^1$	mV
DYNAMICS					
Small Signal Bandwidth	$V_O = 0.1\text{ V rms}$		1		MHz
Slew Rate	$V_O = 20\text{ V p-p}$		20		V/ μs
Settling Time to 1%	$\Delta V_O = 20\text{ V}$		2		μs
OUTPUT NOISE					
Spectral Density			0.8		$\mu\text{V}/\sqrt{\text{Hz}}$
Wideband Noise	$f = 10\text{ Hz}$ to 5 MHz		1		mV rms
	$f = 10\text{ Hz}$ to 10 kHz		90		$\mu\text{V rms}$
OUTPUT					
Output Voltage Swing		$\pm 11^1$			V
Short Circuit Current	$R_L = 0\ \Omega$		30	40^1	mA
INPUT AMPLIFIERS					
Signal Voltage Range	Differential	$\pm 10^1$			V
	Common mode	$\pm 10^1$			V
Offset Voltage (X, Y)			± 5	$\pm 30^1$	mV
CMRR (X, Y)	$V_{\text{CM}} = \pm 10\text{ V}$, $f = 50\text{ Hz}$	60^1	80		dB
Bias Current (X, Y, Z)			0.8	2.0^1	μA
Differential Resistance			10		M Ω
POWER SUPPLY					
Supply Voltage			± 15		V
Rated Performance					V
Operating Range		$\pm 8^1$		$\pm 18^1$	V
Supply Current	Quiescent		4	6^1	mA

¹ This specification was tested on all production units at electrical test. Results from those tests are used to calculate outgoing quality levels. All minimum and maximum specifications are guaranteed; however, only this specification was tested on all production units.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation	500 mW
Input Voltages ¹	±18 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	
AD633J	0°C to 70°C
AD633A	−40°C to +85°C
Lead Temperature (Soldering, 60 sec)	300°C
ESD Rating	1000 V

¹ For supply voltages less than ±18 V, the absolute maximum input voltage is equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3.

Package Type	θ_{JA}	Unit
8-Lead PDIP	90	°C/W
8-Lead SOIC	155	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 8-Lead PDIP




Figure 3. 8-Lead SOIC

Table 4. 8-Lead PDIP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	X1	X Multiplicand Noninverting Input
2	X2	X Multiplicand Inverting Input
3	Y1	Y Multiplicand Noninverting Input
4	Y2	Y Multiplicand Inverting Input
5	-Vs	Negative Supply Rail
6	Z	Summing Input
7	W	Product Output
8	+Vs	Positive Supply Rail

Table 5. 8-Lead SOIC Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Y1	Y Multiplicand Noninverting Input
2	Y2	Y Multiplicand Inverting Input
3	-Vs	Negative Supply Rail
4	Z	Summing Input
5	W	Product Output
6	+Vs	Positive Supply Rail
7	X1	X Multiplicand Noninverting Input
8	X2	X Multiplicand Inverting Input

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Frequency Response




Figure 7. CMRR vs. Frequency




Figure 5. Input Bias Current vs. Temperature (X, Y, or Z Inputs)




Figure 8. Noise Spectral Density vs. Frequency




Figure 6. Input and Output Signal Ranges vs. Supply Voltages




Figure 9. AC Feedthrough vs. Frequency

FUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity-gain connected output amplifier with an accessible summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-to-current converters. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of $(X \times Y)/10 + Z$ is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions.

Inspection of the block diagram shows the overall transfer function is

$$W = \frac{(X1 - X2)(Y1 - Y2)}{10 V} + Z \quad (1)$$

ERROR SOURCES

Multiplier errors consist primarily of input and output offsets, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 10. This scheme reduces the net error to scale factor errors (gain error) and an irreducible nonlinearity component in the multiplying core. The X and Y nonlinearities are typically 0.4% and 0.1% of full scale, respectively. Scale factor error is typically 0.25% of full scale. The high impedance Z input should always reference the ground point of the driven system, particularly if it is remote. Likewise, the differential X and Y inputs should reference their respective grounds to realize the full accuracy of the AD633.




Figure 10. Optional Offset Trim Configuration

APPLICATIONS INFORMATION

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage-controlled amplifiers, and frequency doublers. These applications show the pin connections for the AD633JN (8-lead PDIP), which differs from the AD633JR (8-lead SOIC).

MULTIPLIER CONNECTIONS

Figure 11 shows the basic connections for multiplication. The X and Y inputs normally have their negative nodes grounded, but they are fully differential, and in many applications, the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity while achieving some desired output polarity), or both may be driven.




Figure 11. Basic Multiplier Connections

SQUARING AND FREQUENCY DOUBLING

As is shown in Figure 12, squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel to produce an output of $E^2/10V$. The input can have either polarity, but the output is positive. However, the output polarity can be reversed by interchanging the X or Y inputs. The Z input can be used to add a further signal to the output.




Figure 12. Connections for Squaring

When the input is a sine wave $E \sin \omega t$, this squarer behaves as a frequency doubler, because

$$\frac{(E \sin \omega t)^2}{10V} = \frac{E^2}{20V} (1 - \cos 2\omega t) \quad (2)$$

Equation 2 shows a dc term at the output that varies strongly with the amplitude of the input, E. This can be avoided using the connections shown in Figure 13, where an RC network is used to generate two signals whose product has no dc term. It uses the identity

$$\cos \theta \sin \theta = \frac{1}{2} (\sin 2\theta) \quad (3)$$




Figure 13. Bounceless Frequency Doubler

At $\omega_0 = 1/CR$, the X input leads the input signal by 45° (and is attenuated by $\sqrt{2}$), and the Y input lags the X input by 45° (and is also attenuated by $\sqrt{2}$). Because the X and Y inputs are 90° out of phase, the response of the circuit is (satisfying Equation 3)

$$\begin{aligned} W &= \frac{1}{(10V)} \frac{E}{\sqrt{2}} (\sin \omega_0 t + 45^\circ) \frac{E}{\sqrt{2}} (\sin \omega_0 t + 45^\circ) \\ &= \frac{E^2}{(40V)} (\sin 2\omega_0 t) \end{aligned} \quad (4)$$

which has no dc component. Resistors R1 and R2 are included to restore the output amplitude to 10 V for an input amplitude of 10 V.

The amplitude of the output is only a weak function of frequency; the output amplitude is 0.5% too low at $\omega = 0.9 \omega_0$ and $\omega = 1.1 \omega_0$.

GENERATING INVERSE FUNCTIONS

Inverse functions of multiplication, such as division and square rooting, can be implemented by placing a multiplier in the feedback loop of an op amp. Figure 14 shows how to implement square rooting with the transfer function for the condition $E < 0$.

The 1N4148 diode is required to prevent latchup, which can occur in such applications if the input were to change polarity, even momentarily.

$$W = \sqrt{-(10E)V} \quad (5)$$




Figure 14. Connections for Square Rooting

For example, if $R = 8\text{ k}\Omega$ and $C = 0.002\text{ }\mu\text{F}$, then Output A has a pole at frequencies from 100 Hz to 10 kHz for E_C ranging from 100 mV to 10 V. Output B has an additional 0 at 10 kHz (and can be loaded because it is the low impedance output of the multiplier). The circuit can be changed to a high-pass filter Z interchanging the resistor and capacitor as shown in Figure 20.




Figure 20. Voltage-Controlled, High-Pass Filter

VOLTAGE-CONTROLLED QUADRATURE OSCILLATOR

Figure 21 shows two multipliers being used to form integrators with controllable time constants in second-order differential equation feedback loop. R2 and R5 provide controlled current output operation. The currents are integrated in capacitors C1 and C2, and the resulting voltages at high impedance are applied to the X inputs of the next AD633. The frequency control input,

E_C , connected to the Y inputs, varies the integrator gains with a calibration of 100 Hz/V. The accuracy is limited by the Y input offsets. The practical tuning range of this circuit is 100:1. C2 (proportional to C1 and C3), R3, and R4 provide regenerative feedback to start and maintain oscillation. The diode bridge, D1 through D4 (1N914s), and Zener diode D5 provide economical temperature stabilization and amplitude stabilization at $\pm 8.5\text{ V}$ by degenerative damping. The output from the second integrator ($10\text{ V sin } \omega t$) has the lowest distortion.

AUTOMATIC GAIN CONTROL (AGC) AMPLIFIERS

Figure 22 shows an AGC circuit that uses an rms-to-dc converter to measure the amplitude of the output waveform. The AD633 and A1, $\frac{1}{2}$ of an AD712 dual op amp, form a voltage-controlled amplifier. The rms-to-dc converter, an AD736, measures the rms value of the output signal. Its output drives A2, an integrator/comparator whose output controls the gain of the voltage-controlled amplifier. The 1N4148 diode prevents the output of A2 from going negative. R8, a 50 k Ω variable resistor, sets the output level of the circuit. Feedback around the loop forces the voltages at the inverting and noninverting inputs of A2 to be equal, thus the AGC.




Figure 21. Voltage-Controlled Quadrature Oscillator




Figure 22. Connections for Use in Automatic Gain Control Circuit

00786-022

EVALUATION BOARD

The evaluation board of the AD633 enables simple bench-top experimenting to be performed with easy control of the AD633. Built-in flexibility allows convenient configuration to accommodate most operating configurations. Figure 23 is a photograph of the AD633 evaluation board.




Figure 23. AD633 Evaluation Board

Any dual-polarity power supply capable of providing 10 mA or greater is all that is required, in addition to whatever test equipment the user wishes to perform the intended tests.

Referring to the schematic in Figure 30, inputs to the multiplier are differential and dc-coupled. Three-position slide switches enhance flexibility by enabling the multiplier inputs to be connected to an active signal source, to ground, or to a test loop connected directly to the device pin for direct measurements, such as bias current. Inputs may be connected single ended or differentially, but must have a dc path to ground for bias current. If an input source's impedance is non-zero, an equal value impedance must be connected to the opposite polarity input to avoid introducing additional offset voltage.

The AD633-EVALZ can be configured for multiplier or divider operation by switch S1. Refer to Figure 15 for divider circuit connections.

Figure 24 through Figure 27 are the signal, power, and ground-plane artworks, and Figure 28 shows the component and circuit side silkscreen. Figure 29 shows the assembly.




Figure 24. Component Side Copper




Figure 25. Circuit Side Copper




Figure 26. Inner Layer Ground Plane




Figure 27. Inner Layer Power Plane




Figure 29. AD633-EVALZ Assembly




Figure 28. Component Side Silk Screen





Figure 30. Schematic of the AD633 Evaluation Board


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 31. 8-Lead Plastic Dual-in-Line Package [PDIP] (N-8)

Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 32. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

070606-A

012407-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD633ANZ	−40°C to +85°C	8-Lead Plastic Dual-in-Line Package [PDIP]	N-8
AD633ARZ	−40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD633ARZ-R7	−40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel	R-8
AD633ARZ-RL	−40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel	R-8
AD633JN	0°C to 70°C	8-Lead Plastic Dual-in-Line Package [PDIP]	N-8
AD633JNZ	0°C to 70°C	8-Lead Plastic Dual-in-Line Package [PDIP]	N-8
AD633JR	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD633JR-REEL	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel	R-8
AD633JR-REEL7	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel	R-8
AD633JRZ	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
AD633JRZ-R7	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel	R-8
AD633JRZ-RL	0°C to 70°C	8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel	R-8
AD633-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9