

## **General Description**

The MAX2769 is the industry's first global navigation satellite system (GNSS) receiver covering GPS, GLONASS, and Galileo navigation satellite systems on a single chip. This single-conversion, low-IF GNSS receiver is designed to provide high performance for a wide range of consumer applications, including mobile handsets.

Designed on Maxim's advanced, low-power SiGe BiCMOS process technology, the MAX2769 offers the highest performance and integration at a low cost. Incorporated on the chip is the complete receiver chain, including a dual-input LNA and mixer, followed by the image-rejected filter, PGA, VCO, fractional-N frequency synthesizer, crystal oscillator, and a multibit ADC. The total cascaded noise figure of this receiver is as low as 1.4dB.

The MAX2769 completely eliminates the need for external IF filters by implementing on-chip monolithic filters and requires only a few external components to form a complete low-cost GPS receiver solution.

The MAX2769 is the most flexible receiver on the market. The integrated delta-sigma fractional-N frequency synthesizer allows programming of the IF frequency within a  $\pm$ 40Hz accuracy while operating with any reference or crystal frequencies that are available in the host system. The integrated ADC outputs 1 or 2 quantized bits for both I and Q channels, or up to 3 quantized bits for the I channel. Output data is available either at the CMOS logic or at the limited differential logic levels.

**Functional Diagrams** The MAX2769 is packaged in a compact 5mm x 5mm, 28-pin thin QFN package with an exposed paddle. The part is also available in die form. Contact the factory for further information.

#### **Applications**

Location-Enabled Mobile Handsets

PNDs (Personal Navigation Devices)

PMPs (Personal Media Players)

PDAs (Personal Digital Assistants)

In-Vehicle Navigation Systems

Telematics (Asset Tracking, Inventory Management)

Recreational/Marine Navigation/Avionics

Software GPS

Laptops and Ultra-Mobile PCs

Digital Still Cameras and Camcorders

### **Features**

- ♦ **GPS/GLONASS/Galileo Receivers**
- ♦ **No External IF SAW or Discrete Filters Required**
- ♦ **Programmable IF Frequency**
- ♦ **Fractional-N Synthesizer with Integrated VCO Supports Wide Range of Reference Frequencies**
- ♦ **Dual-Input Uncommitted LNA for Separate Passive and Active Antenna Inputs**
- ♦ **1.4dB Cascade Noise Figure**
- ♦ **Integrated Crystal Oscillator**
- ♦ **Integrated Active Antenna Sensor**
- ♦ **10mA Supply Current in Low-Power Mode**
- ♦ **2.7V to 3.3V Supply Voltage**
- ♦ **Small, 28-Pin, RoHS-Compliant, Thin QFN Lead-Free Package (5mm x 5mm)**

### **Ordering Information**



+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed paddle.

## **Pin Configuration/Block Diagram**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

### **ABSOLUTE MAXIMUM RATINGS**



28-Pin Thin QFN (derates 27mW/°C above +70°C)...2500mW



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### **DC ELECTRICAL CHARACTERISTICS**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. Typical values are at  $V_{CC}$  = 2.85V and  $T_A$  = +25°C, unless otherwise noted.) (Note 1)



### **AC ELECTRICAL CHARACTERISTICS**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ II 7.5pF on each pin. Typical values are at  $V_{\text{CC}} = 2.85V$  and  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 1)



### **AC ELECTRICAL CHARACTERISTICS (continued)**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at  $V_{CC}$  = 2.85V and  $T_A$  = +25°C, unless otherwise noted.) (Note 1)



Note 1: MAX2769 is production tested at T<sub>A</sub> = +25°C. All min/max specifications are guaranteed by design and characterization from -40°C to +85°C, unless otherwise noted. Default register settings are not production tested or guaranteed. User must program the registers upon power-up.

- **Note 2:** Default, low-NF mode of the IC. LNA choice is gated by the ANT\_FLAG signal. In the normal mode of operation without an active antenna, LNA1 is active. If an active antenna is connected and ANT\_FLAG switches to 1, LNA1 is automatically disabled and LNA2 becomes active. PLL is in an integer-N mode with  $f_{\rm COMP} = f_{\rm TCXO} / 16 = 1.023$ MHz and  $I_{\rm CP} = 0.5$ mA. The complex IF filter is configured as a 5th-order Butterworth filter with a center frequency of 4MHz and bandwidth of 2.5MHz. Output data is in a 2-bit sign/magnitude format at CMOS logic levels in the I channel only.
- **Note 3:** The LNA output connects to the mixer input without a SAW filter between them.
- **Note 4:** Two tones are located at 12MHz and 24MHz offset frequencies from the GPS center frequency of 1575.42MHz at -60dBm/tone. Passive pole at the mixer output is programmed to be 13MHz.
- **Note 5:** Measured from the LNA input to the LNA output. Two tones are located at 12MHz and 24MHz offset frequencies from the GPS center frequency of 1575.42MHz at -60dBm per tone.

## **Typical Operating Characteristics**

TEMPERATURE (°C)

-15 10 35 60

 $\frac{1}{85}$ 17.8

18.0

-40 -15 10 35 60 85

0.2

 $\boldsymbol{0}$ 

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at  $V_{\text{CC}} = 2.85V$  and  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.)



LNA BIAS DIGITAL CODE (DECIMAL)

2 3 4 5 6 7 8 9 10 11 12 13 14 1 15

5

0

0.2

 $\boldsymbol{0}$ 

## **Typical Operating Characteristics (continued)**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at  $V_{CC} = 2.85V$  and  $T_A = +25°C$ , unless otherwise noted.)



## **Typical Operating Characteristics (continued)**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ II 7.5pF on each pin. Typical values are at  $V_{CC} = 2.85V$  and  $T_A = +25°C$ , unless otherwise noted.)



## **Typical Operating Characteristics (continued)**

(MAX2769 EV kit, V<sub>CC</sub> = 2.7V to 3.3V, T<sub>A</sub> = -40°C to +85°C, PGM = GND. Registers are set to the default power-up states. LNA input is driven from a 50Ω source. All RF measurements are done in the analog output mode with ADC bypassed. PGA gain is set to 51dB gain by serial-interface word GAININ = 111010. Maximum IF output load is not to exceed 10kΩ || 7.5pF on each pin. Typical values are at  $V_{CC}$  = 2.85V and  $T_A$  = +25°C, unless otherwise noted.)



## **Typical Application Circuit**



### **Table 1. Component List**



## **Pin Description**



### **Detailed Description**

#### **Integrated Active Antenna Sensor**

The MAX2769 includes a low-dropout switch to bias an external active antenna. To activate the antenna switch output, set ANTEN in the Configuration 1 register to logic 1. This closes the switch that connects the antenna bias pin to VCCRF to achieve a low 200mV dropout for a 20mA load current. A logic-low in ANTEN disables the antenna bias. The active antenna circuit also features short-circuit protection to prevent the output from being shorted to ground.

#### **Low-Noise Amplifier (LNA)**

The MAX2769 integrates two low-noise amplifiers. LNA1 is typically used with a passive antenna. This LNA requires an AC-coupling capacitor. In the default mode, the bias current is set to 4mA, the typical noise figure and IIP3 are approximately 0.8dB and -1.1dBm, respectively. LNA1 current can be programmed through ILNA in Configuration 1 register. In the low-current mode of 1mA, the typical noise figure is degraded to 1.2dB and the IIP3 is lowered to -15dBm. LNA2 is typically used with an active antenna. The LNA2 is internally matched to 50Ω and requires a DC-blocking capacitor. Bits LNAMODE in the Configuration 1 register control the modes of the two LNAs. See Table 6 for the LNA mode settings and current selections.

#### **Mixer**

The MAX2769 includes a quadrature mixer to output low-IF or zero IF I and Q signals. The quadrature mixer is internally matched to 50Ω and requires a low-side LO injection. The output of the LNA and the input of the mixer are brought off-chip to facilitate the use of a SAW filter.

#### **Programmable Gain Amplifier (PGA)**

The MAX2769 integrates a baseband programmable gain amplifier that provides 59dB of gain control range. The PGA gain can be programmed through the serial interface by setting bits GAININ in the Configuration 3 register. Set bits 12 and 11 (AGCMODE) in the Configuration 2 register to 10 to control the gain of the PGA directly from the 3-wire interface.

#### **Automatic Gain Control (AGC)**

The MAX2769 provides a control loop that automatically programs PGA gain to provide the ADC with an input power that optimally fills the converter and establishes a desired magnitude bit density at its output. An algorithm operates by counting the number of magnitude bits over 512 ADC clock cycles and comparing the magnitude bit count to the reference value provided



Figure 1. Schematic of the Crystal Oscillator in the MAX2679 EV Kit

through a control word (GAINREF). The desired magnitude bit density is expressed as a value of GAINREF in a decimal format divided by the counter length of 512. For example, to achieve the magnitude bit density of 33%, which is optimal for a 2-bit converter, program the GAINREF to 170, so that 170 / 512 = 33%.

#### **Baseband Filter**

The baseband filter of the receiver can be programmed to be a lowpass filter or a complex bandpass filter. The lowpass filter can be configured as a 3rd-order Butterworth filter for a reduced group delay by setting bit F3OR5 in the Configuration 1 register to be 1 or a 5th-order Butterworth filter for a steeper out-of-band rejection by setting the same bit to be 0. The two-sided 3dB corner bandwidth can be selected to be 2.5MHz, 4.2MHz, 8MHz, or 18MHz (only to be used as a lowpass filter) by programming bits FBW in the Configuration 1 register. When the complex filter is enabled by changing bit FCENX in the Configuration 1 register to 1, the lowpass filter becomes a bandpass filter and the center frequency can be programmed by bits FCEN in the Configuration 1 register.

#### **Synthesizer**

The MAX2769 integrates a 20-bit sigma-delta fractional-N synthesizer allowing the device to tune to a required VCO frequency with an accuracy of approximately ±40Hz. The synthesizer includes a 10-bit reference divider with a divisor range programmable from 1 to 1023, a 15-bit integer portion main divider with a divisor range programmable from 36 to 32767, and also a 20-bit fractional portion main divider. The reference divider is programmable by bits RDIV in the PLL integer division ratio register (see Table 10), and can accommodate reference frequencies from 8MHz to 44MHz. The reference divider needs to be set so the comparison frequency falls between 0.05MHz to 32MHz.



#### **Table 2. Output Data Format**

The PLL loop filter is the only external block of the synthesizer. A typical PLL filter is a classic C-R-C network at the charge-pump output. The charge-pump output sink and source current is 0.5mA by default, and the LO tuning gain is 57MHz/V. As an example, see the Typical Application Circuit for the recommended loopfilter component values for  $f_{COMP} = 1.023$ MHz and loop  $bandwidth = 50kHz.$ 

The desired integer and fractional divider ratios can be calculated by dividing the LO frequency  $(f<sub>LO</sub>)$  by fCOMP. fCOMP can be calculated by dividing the TCXO frequency (f<sub>TCXO</sub>) by the reference division ratio (RDIV). For example, let the TCXO frequency be 20MHz, RDIV be 1, and the nominal LO frequency be 1575.42MHz. The following method can be used when calculating divider ratios supporting various reference and comparison frequencies:

Comparison Frequency =  $\frac{f_{\text{TCXO}}}{\text{RDIV}} = \frac{20 \text{MHz}}{1} = 20 \text{MHz}$ LO Frequency Divider =  $\frac{f_{\text{LO}}}{f_{\text{LO}}}$  =  $\frac{1575.42 \text{MHz}}{200 \text{ Hz}}$ COMP  $=\frac{f_{\text{LO}}}{f_{\text{COMP}}}=\frac{1575.42 \text{MHz}}{20 \text{MHz}}=78.771$ 

Integer Divider = 78(d) **=** 000 000 0100 1110 (binary) Fractional Divider =  $0.771 \times 2^{20} = 808452$  $(decimal) = 1100 0101 0110 0000 0100$ 

In the fractional mode, the synthesizer should not be operated with integer division ratios greater than 251.

#### **Crystal Oscillator**

The MAX2769 includes an on-chip crystal oscillator. A parallel mode crystal is required when the crystal oscillator is being used. It is recommended that an AC-coupling capacitor be used in series with the crystal and the XTAL pin to optimize the desired load capacitance and to center the crystal-oscillator frequency. Take the parasitic loss of interconnect traces on the PCB into account when optimizing the load capacitance. For example, the MAX2769 EV kit utilizes a 16.368MHz crystal that is designed for a 12pF load capacitance. A series capacitor of 23pF is used to center the crystal oscillator frequency, see Figure 1. In addition, the 5-bit serial-interface word, XTALCAP in the PLL Configuration register, can be used to vary the crystal-oscillator frequency electronically. The range of the electronic adjustment depends on how much the chosen crystal frequency can be pulled by the varying capacitor. The frequency of the crystal oscillator used on the MAX2769 EV kit has a range of approximately 200Hz.

The MAX2769 provides a reference clock output. The frequency of the clock can be adjusted to crystal-oscillator frequency, a quarter of the oscillator frequency, a half of the oscillator frequency, or twice the oscillator frequency, by programming bits REFDIV in the PLL Configuration register.

#### **ADC**

The MAX2769 features an on-chip ADC to digitize the downconverted GPS signal. The maximum sampling rate of the ADC is approximately 50Msps. The sampled output is provided in a 2-bit format (1-bit magnitude and 1-bit sign) by default and also can be configured as a 1-bit, 1.5-bit, or 2-bit in both I and Q channels, or 1-bit, 1.5-bit, 2-bit, 2.5-bit, or 3-bit in the I channel only. The ADC supports the digital outputs in three different formats: the unsigned binary, the sign and magnitude, or the two's complement format by setting bits FORMAT in Configuration register 2. MSB bits are output at I1 or Q1 pins and LSB bits are output at I0 or Q0 pins, for I or Q channel, respectively. In the case of 2.5-bit or 3-bit, output data format is selected in the I channel only, the



Figure 2. ADC Quantization Levels for 2- and 3-Bit Cases

MSB is output at I1, the second bit is at I0, and the LSB is at Q1.

Figure 2 illustrates the ADC quantization levels for 2 and 3-bit cases and also describes the sign/magnitude data mapping. The variable  $T = 1$  designates the location of the magnitude threshold for the 2-bit case.

#### **Fractional Clock Divider**

A 12-bit fractional clock divider is located in the clock path prior to the ADC and can be used to generate the ADC clock that is a fraction of the reference input clock. In a fractional divider mode, the instantaneous division ratio alternates between integer division ratios to achieve the required fraction. For example, if the fractional output clock is 4.5 times slower than the input clock, an average division ratio of 4.5 is achieved through an equal series of alternating divide-by-4 and divide-by-5 periods. The fractional division ratio is given by:

#### $f_{\text{OUT}}/f_{\text{IN}} =$  LCOUNT / (4096 - MCOUNT + LCOUNT)

where LCOUNT and MCOUNT are the 12-bit counter values programmed through the serial interface.

#### **DSP Interface**

GPS data is output from the ADC as the four logic signals (bito, bit<sub>1</sub>, bit<sub>2</sub>, and bit<sub>3</sub>) that represent sign/magnitude, unsigned binary, or two's complement binary data in the I (bito and bit<sub>1</sub>) and Q (bit<sub>2</sub> and bit<sub>3</sub>) channels. The resolution of the ADC can be set up to 3 bits per channel. For example, the 2-bit I and Q data in sign/magnitude format is mapped as follows: bit $0 =$  ISIGN, bit $1 =$  $I_{\text{MAG}}$ , bit<sub>2</sub> = Q<sub>SIGN</sub>, and bit<sub>3</sub> = Q<sub>MAG</sub>. The data can be serialized in 16-bit segments of bit<sub>0</sub>, followed by bit<sub>1</sub>, bit<sub>2</sub>, and bit<sub>3</sub>. The number of bits to be serialized is controlled by the bits STRMBITS in the Configuration 3 regis-



Figure 3. DSP Interface Top-Level Connectivity and Control Signals

ter. This selects between bit $_0$ ; bit $_0$  and bit $_1$ ; bit $_0$  and bit $_2$ ; and bit $_0$ , bit<sub>1</sub>, bit<sub>2</sub>, and bit<sub>3</sub> cases. If only bit $_0$  is serialized, the data stream consists of bito data only. If a serialization of bito and bit<sub>1</sub> (or bit<sub>2</sub>) is selected, the stream data pattern consists of 16 bits of bito data followed by 16 bits of bit<sub>1</sub> (or bit<sub>2</sub>) data, which, in turn, is followed by 16 bits of bito data, and so on. In this case, the serial clock must be at least twice as fast as the ADC clock. If a 4-bit serialization of bit<sub>0</sub>, bit<sub>1</sub>, bit<sub>2</sub>, and bit<sub>3</sub> is chosen, the serial clock must be at least four times faster than the ADC clock.

The ADC data is loaded in parallel into four holding registers that correspond to four ADC outputs. Holding registers are 16 bits long and are clocked by the ADC clock. At the end of the 16-bit ADC cycle, the data is transferred into four shift registers and shifted serially to the output during the next 16-bit ADC cycle. Shift registers are clocked by a serial clock that must be chosen fast enough so that all data is shifted out before the next set of data is loaded from the ADC. An all-zero pattern follows the data after all valid ADC data are streamed to the output. A DATASYNC signal is used to signal the beginning of each valid 16-bit data slice. In addition, there is a TIME\_SYNC signal that is output every 128 to 16,384 cycles of the ADC clock.

#### **Preconfigured Device States**

When a serial interface is not available, the device can be used in preconfigured states that don't require programming through the serial interface. Connecting the  $\overline{P}$ GM pin to logic-high and SCLK, SDATA, and  $\overline{CS}$  pins to either logic-high or low sets the device in one of the preconfigured states according to Table 3.

#### **Serial Interface, Address, and Bit Assignments**

A serial interface is used to program the MAX2769 for configuring the different operating modes.

The serial interface is controlled by three signals: SCLK (serial clock), CS (chip select), and SDATA (serial data). The control of the PLL, AGC, test, and block selection is performed through the serial-interface bus from the baseband controller. A 32-bit word, with the MSB (D27) being sent first, is clocked into a serial shift register when the chip-select signal is asserted low. The timing of the interface signals is shown in Figure 4 and Table 4 along with typical values for setup and hold time requirements.



**Table 3. Preconfigured Device States**

\*If the IF center frequency is programmed to 1.023MHz, the filter passband extends from 0.1MHz to 2.6MHz.



Figure 4. 3-Wire Timing Diagram

### **Table 4. Serial-Interface Timing Requirements**



### **Table 5. Default Register Setting**



### **Detailed Register Definitions**



## **Table 6. Configuration 1 (Address: 0000)**



## **Table 7. Configuration 2 (Address: 0001)**

## **Table 8. Configuration 3 (Address: 0010)**





## **Table 9. PLL Configuration (Address: 0011)**

### **Table 10. PLL Integer Division Ratio (Address 0100)**



### **Table 11. PLL Division Ratio (Address 0101)**



### **Table 12. DSP Interface (Address 0110)**



### **Table 13. Clock Fractional Division Ratio (Address 0111)**



### **Table 14. Test Mode 1 (Address 1000)**



## **Table 15. Test Mode 2 (Address 1001)**



### **Applications Information**

The LNA and mixer inputs require careful consideration in matching to 50Ω lines. Proper supply bypassing, grounding, and layout are required for reliable performance from any RF circuit.

#### **Low-Power Operation**

The MAX2769 can be operated in a low-power mode by programming the bias current values of individual blocks to their minimum recommended values. The list below summarizes the recommended changes to serial interface registers from their default states to achieve a low-power operation:

 $ILNA1 = 0010$  $ILNA2 = 00$  $ILO = 00$  $IMIX = 00$  $F3OR5 = 1$  $ANTEN = 0$  $BITS = 000$  $IVCO = 0$  $REFOUTEN = 0$ PLLPWRSAV = 1

In this mode, LNA, mixer, LO, and VCO currents are reduced to their minimum recommended values. The IF filter is configured as a 3rd-order filter. The output data is in a 1-bit CMOS mode in the I channel only. PLL is in an integer-N power-saving mode, which can be used if the main division ratio is divisible by 32. The antenna bias circuitry is disabled.

In the low-power mode, the total current consumption reduces to 10mA, while the total cascaded noise figure increases to 3.8dB.

#### **Operation in Wideband Galileo and GLONASS Applications**

The use of the wideband receiver options is recommended for Galileo and GLONASS applications. The frequency synthesizer is used to tune LO to a desired frequency, which, in turn, determines the choice of the

### **Chip Information**

PROCESS: SiGe BiCMOS

IF center frequency. Either a fractional-N or an integer-N mode of the frequency synthesizer can be used depending on the choice of the reference frequency.

For Galileo reception, set the IF filter bandwidth to 4.2MHz (FBW = 10) and adjust the IF center frequency through a control word FCEN to the middle of the downconverted signal band. Alternatively, use wideband settings of 8MHz and 18MHz when the receiver is in a zero-IF mode.

For GLONASS as well as GPS P-code reception, a zero-IF receiver configuration is used in which the IF filter is used in a lowpass filter mode (FCENX  $= 1$ ) with a two-sided bandwidth of 18MHz.

It is recommended that an active antenna LNA be used in wide-bandwidth applications such that the PGA is operated at lower gain levels for a maximum bandwidth. If a PGA gain is programmed directly from a serial interface, GAININ values between 32 and 38 are recommended. Set the filter pole at the mixer output to 36MHz through MIXPOLE = 1.

#### **Layout Issues**

The MAX2769 EV kit can be used as a starting point for layout. For best performance, take into consideration grounding and routing of RF, baseband, and powersupply PCB proper line. Make connections from vias to the ground plane as short as possible. On the highimpedance ports, keep traces short to minimize shunt capacitance. EV kit Gerber files can be requested at www.maxim-ic.com.

#### **Power-Supply Layout**

To minimize coupling between different sections of the IC, a star power-supply routing configuration with a large decoupling capacitor at a central  $V_{CC}$  node is recommended. The  $V_{CC}$  traces branch out from this node, each going to a separate  $V_{CC}$  node in the circuit. Place a bypass capacitor as close as possible to each supply pin This arrangement provides local decoupling at each V<sub>CC</sub> pin. Use at least one via per bypass capacitor for a low-inductance ground connection. Do not share the capacitor ground vias with any other branch.

### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.



### **Revision History**





*Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

#### *Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000* 23

© Maxim Integrated The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.



info@moschip.ru

 $\circled{1}$  +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9