

# 30 A VRPower<sup>®</sup> Integrated Power Stage

#### DESCRIPTION

The SiC531 and SiC531A are integrated power stage solutions optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 4.5 mm x 3.5 mm MLP package, SiC531 and SiC531A enable voltage regulator designs to deliver up to 30 A continuous current per phase.

The internal power MOSFETs utilize Vishay's state-of-the-art Gen IV TrenchFET technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC531 and SiC531A incorporate an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, and zero current detection to improve light load efficiency. The drivers are also compatible with a wide range of PWM controllers, support tri-state PWM, and 3.3 V (SiC531A) / 5 V (SiC531) PWM logic.

## **FEATURES**

diode


 Thermally enhanced PowerPAK<sup>®</sup> MLP4535-22L package



- RoHS Vishav's Gen IV MOSFET technology and a COMPLIANT HALOGEN low-side MOSFET with integrated Schottky FREE
- Delivers up to 30 A continuous current, 35 A at 10 ms peak current
- High efficiency performance
- High frequency operation up to 1.5 MHz
- Power MOSFETs optimized for 19 V input stage
- 3.3 V (SiC531A) / 5 V (SiC531) PWM logic with tri-state and hold-off
- Zero current detect control for light load efficiency improvement
- Low PWM propagation delay (< 20 ns)</li>
- Under voltage lockout for V<sub>CIN</sub>
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

### **APPLICATIONS**

- Multi-phase VRDs for computing, graphics card and memory
- Intel IMVP-8 VRPower delivery -V<sub>CORE</sub>, V<sub>GRAPHICS</sub>, V<sub>SYSTEM AGENT</sub> Skylake, Kabylake platforms -V<sub>CCGI</sub> for Apollo Lake platforms
- Up to 18 V rail input DC/DC VR modules




#### Fig. 1 - SiC531 and SiC531A Typical Application Diagram

S15-2799-Rev. A, 30-Nov-15 1

Document Number: 65999


For technical questions, contact: powerictechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000

# **TYPICAL APPLICATION DIAGRAM**





## **PINOUT CONFIGURATION**



#### Fig. 2 - SiC531 and SiC531A Pin Configuration


PIN DESCRIPTIO	PIN DESCRIPTION					
PIN NUMBER	NAME	FUNCTION				
1	ZCD_EN#	The ZCD_EN# pin enables or disables Diode Emulation. When ZCD_EN# is LOW, diode emulation is allowed. When ZCD_EN# is HIGH, continuous conduction mode is forced. ZCD_EN# can also be put in a high impedance mode by floating the pin. If both ZCD_EN# and PWM are floating, the device shuts down and consumes typically 3 µA (9 µA max.) current.				
2	V <sub>CIN</sub>	Supply voltage for internal logic circuitry				
3, 23	C <sub>GND</sub>	Signal ground				
4	BOOT	High-side driver bootstrap voltage				
5	PHASE	Return path of high-side gate driver				
6 to 8, 25	V <sub>IN</sub>	Power stage input voltage. Drain of high-side MOSFET				
9 to 11, 17, 18, 20, 26	P <sub>GND</sub>	Power ground				
12 to 16	V <sub>SWH</sub>	Phase node of the power stage				
19, 24	GL	Low-side MOSFET gate signal				
21	V <sub>DRV</sub>	Supply voltage for internal gate driver				
22	PWM	PWM input logic				

ORDERING INFORMATION					
PART NUMBER PACKAGE MARKING CODE					
SiC531CD-T1-GE3	PowerPAK <sup>®</sup> MLP4535-22L	SiC531	5 V PWM optimized		
SiC531ACD-T1-GE3	FOWEIFAN° MILF4555-22L	SiC531A	3.3 V PWM optimized		
SiC531ADB and SiC531DB		Reference board			





### PART MARKING INFORMATION



- = Pin 1 Indicator
- P/N = Part Number Code
- 🖪 🛛 = Siliconix Logo
- $\triangle$  = ESD Symbol
- F = Assembly Factory Code
- Y = Year Code
- WW = Week Code
  - LL = Lot Code

ABSOLUTE MAXIMUM RATING	GS			
ELECTRICAL PARAMETER	CONDITIONS	LIMIT	UNIT	
Input Voltage	V <sub>IN</sub>	-0.3 to 28		
Control Logic Supply Voltage	V <sub>CIN</sub>	-0.3 to 7		
Drive Supply Voltage	V <sub>DRV</sub>	-0.3 to 7		
Switch Node (DC voltage)	N N	-0.3 to 28		
Switch Node (AC voltage) (1)	V <sub>SWH</sub>	-8 to 35	7	
BOOT Voltage (DC voltage)	N.	33	V	
BOOT Voltage (AC voltage) (2)	V <sub>BOOT</sub>	40		
BOOT to PHASE (DC voltage)		-0.3 to 7		
BOOT to PHASE (AC voltage) (3)	VBOOT- PHASE	-0.3 to 8		
All Logic Inputs and Outputs (PWM and ZCD_EN#)		-0.3 to V <sub>CIN</sub> +0.3		
Max. Operating Junction Temperature	TJ	150		
Ambient Temperature	T <sub>A</sub>	-40 to 125	°C	
Storage Temperature	T <sub>stg</sub>	-65 to 150		
Electroptotic Discharge Brotestion	Human body model, JESD22-A114	3000		
Electrostatic Discharge Protection	Charged device model, JESD22-C101	1000	- V	

#### Note

 $^{(1)}$  The specification values indicated "AC" is V<sub>SWH</sub> to P<sub>GND</sub>, -8 V (< 20 ns, 10 µJ), min. and 30 V (< 50 ns), max.

 $^{(2)}$  The specification value indicates "AC voltage" is  $V_{BOOT}$  to  $P_{GND},$  36 V (< 50 ns) max.

 $^{(3)}$  The specification value indicates "AC voltage" is V\_{BOOT} to V\_{PHASE}, 8 V (< 20 ns) max.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE							
ELECTRICAL PARAMETER MINIMUM TYPICAL MAXIMUM							
Input Voltage (V <sub>IN</sub> )	4.5	-	24				
Drive Supply Voltage (V <sub>DRV</sub> )	4.5	5	5.5	V			
Control Logic Supply Voltage (V <sub>CIN</sub> )	4.5	5	5.5	v			
BOOT to PHASE (V <sub>BOOT-PHASE</sub> , DC voltage)	4	4.5	5.5				
Thermal Resistance from Junction to PCB - 5 -				°C/W			
Thermal Resistance from Junction to Case	-	2.5	-	C/W			

www.vishay.com

Vishay Siliconix

$CD_EN\# = 5 \text{ V}, \text{ V}_{IN} = 12 \text{ V}, \text{ V}_{DRV} \text{ and } \text{ V}_{CIN} = 5 \text{ V}, \text{ T}_A = 25 \text{ °C}$							
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. MAX.			
POWER SUPPLY	1 1						
		no switching, V <sub>PWM</sub> = FLOAT	-	300	-		
Control Logic Supply Current	IVCIN	f <sub>S</sub> = 300 kHz, D = 0.1	-	300	-	μA	
		f <sub>S</sub> = 300 kHz, D = 0.1	-	8	15		
Drive Supply Current	I <sub>VDRV</sub>	f <sub>S</sub> = 1 MHz, D = 0.1	-	30	-	mA	
		no switching, V <sub>PWM</sub> = FLOAT	-	50	-	μA	
BOOTSTRAP SUPPLY						<u> </u>	
Bootstrap Diode Forward Voltage	V <sub>F</sub>	$I_F = 2 \text{ mA}$	-	-	0.4	V	
PWM CONTROL INPUT (SiC531)	· ·	·	I			<u> </u>	
Rising Threshold	V <sub>TH_PWM_R</sub>		3.4	3.7	4.0		
Falling Threshold	V <sub>TH_PWM_F</sub>		0.72	0.9	1.1	-	
Tri-state Voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT		2.3	-	v	
Tri-state Rising Threshold	V <sub>TRI_TH_R</sub>		0.9	1.15	1.38	1	
Tri-state Falling Threshold	V <sub>TRI_TH_F</sub>		3.1	3.35	3.6	1	
Tri-state Rising Threshold			5.1				
Hysteresis	V <sub>HYS_TRI_R</sub>		-	225	-	mV	
Tri-state Falling Threshold Hysteresis	V <sub>HYS_TRI_F</sub>		-	325	-		
PWM Input Current		$V_{PWM} = 5 V$	-	-	350	μA	
	IPWM	$V_{PWM} = 0 V$	-	-	-350	μΑ	
PWM CONTROL INPUT (SiC531A)							
Rising Threshold	V <sub>TH_PWM_R</sub>		2.2	2.45	2.7		
Falling Threshold	V <sub>TH_PWM_F</sub>		0.72	0.9	1.1		
Tri-state Voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	-	1.8	-	V	
Tri-state Rising Threshold	V <sub>TRI_TH_R</sub>		0.9	1.15	1.38		
Tri-state Falling Threshold	V <sub>TRI_TH_F</sub>		1.95	2.2	2.45	1	
Tri-state Rising Threshold Hysteresis	V <sub>HYS_TRI_R</sub>		-	225	_		
Tri-state Falling Threshold Hysteresis	V <sub>HYS_TRI_F</sub>			275	-	mV	
		V <sub>PWM</sub> = 3.3 V		_	225	<u> </u>	
PWM Input Current	IPWM	$V_{PWM} = 0.0 V$		_	-225	μA	
TIMING SPECIFICATIONS		VPWM = 0 V		L	-225	L	
Tri-State to GH/GL Rising							
Propagation Delay	t <sub>PD_TRI_R</sub>		-	20	-		
Tri-state Hold-Off Time	t <sub>TSHO</sub>		-	150	-	1	
GH - Turn Off Propagation Delay	t <sub>PD_OFF_GH</sub>		-	20	-	1	
GH - Turn On Propagation Delay Dead time rising)	t <sub>PD_ON_GH</sub>	No load, see fig. 4	-	10	-	ns	
GL - Turn Off Propagation Delay	t <sub>PD_OFF_GL</sub>		-	20	-	1	
GL - Turn On Propagation Delay						1	
(Dead time falling)	t <sub>PD_ON_GL</sub>		-	10	-	-	
PWM Minimum On-Time	t <sub>PWM_ON_MIN</sub>		30	-	-		
ZCD_EN# INPUT	1					r	
ZCD_EN# Logic Input Voltage	V <sub>IH_ZCD_EN#</sub>	Input logic high	2	-	-	V	
	V <sub>IL_ZCD_EN#</sub>	Input logic low	-	-	0.8		
PROTECTION	1			l	1		
Under Voltage Lockout	V <sub>UVLO</sub>	V <sub>CIN</sub> rising, on threshold	-	3.7	4.1	v	
ç	* UVLO	V <sub>CIN</sub> falling, off threshold	2.7	3.1	-		
Under Voltage Lockout Hysteresis	V <sub>UVLO_HYST</sub>		-	575	-	mV	

#### Notes

 $^{\left(1\right)}$  Typical limits are established by characterization and are not production tested.

<sup>(2)</sup> Guaranteed by design.

S15-2799-Rev. A, 30-Nov-15

Document Number: 65999



# **DETAILED OPERATIONAL DESCRIPTION**

#### **PWM Input with Tri-state Function**

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H, L and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above V<sub>PWM TH R</sub> the low-side is turned OFF and the high-side is turned  $\overline{ON}$ . When PWM input is driven below V<sub>PWM TH F</sub> the high-side is turned OFF and the low-side is turned ON. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs when PWM is logic high and logic low. However, there is a third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shut-down. The high impedance state of the controller's PWM output allows the SiC531 and SiC531A to pull the PWM input into the tri-state region (see definition of PWM logic and Tri-State, fig. 4). If the PWM input stays in this region for the Tri-state Hold-Off Period, t<sub>TSHO</sub>, both high-side and low-side MOSFETs are turned OFF. The function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering. The SiC531A incorporates PWM voltage thresholds that are compatible with 3.3 V logic and the SiC531 thresholds are compatible with 5 V logic.

### Diode Emulation Mode (ZCD\_EN#)

When ZCD\_EN# pin is logic low and PWM signal switches low, GL is forced ON (after normal BBM time). During this time, it is under control of the ZCD (zero crossing detect) comparator. If, after the internal blanking delay, the inductor current becomes zero, the low-side is turned OFF. This improves light load efficiency by avoiding discharge of output capacitors. If PWM enters tri-state, then device will go into normal tri-state mode after tri-state delay. The GL output will be turned OFF regardless of Inductor current, this is an alternative method of improving light load efficiency by reducing switching losses.

### Voltage Input (VIN)

This is the power input to the drain of the high-side power MOSFET. This pin is connected to the high power intermediate BUS rail.

### Switch Node (V<sub>SWH</sub> and PHASE)

The switch node,  $V_{SWH}$ , is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node,  $V_{SWH}$ . This pin is to be used exclusively as the return pin for the BOOT capacitor. A 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET in the event that  $V_{CIN}$  goes to zero while  $V_{IN}$  is still applied.

### Ground Connections (C<sub>GND</sub> and P<sub>GND</sub>)

 $P_{GND}$  (power ground) should be externally connected to  $C_{GND}$  (signal ground). The layout of the printed circuit board should be such that the inductance separating  $C_{GND}$  and  $P_{GND}$  is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V.

#### Control and Drive Supply Voltage Input (V<sub>DRV</sub>, V<sub>CIN</sub>)

 $V_{\text{CIN}}$  is the bias supply for the gate drive control IC.  $V_{\text{DRV}}$  is the bias supply for the gate drivers. It is recommended to separate these pins through a resistor. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

#### **Bootstrap Circuit (BOOT)**

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

#### Shoot-Through Protection and Adaptive Dead Time

The SiC531 and SiC531A have an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high-side and low-side MOSFETs are not turned ON at the same time. The adaptive dead time control operates as follows. The high-side and low-side gate voltages are monitored to prevent the MOSFET turning ON from tuning ON until the other MOSFET's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOSFET is completely OFF, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature.

### Under Voltage Lockout (UVLO)

During the start up cycle, the UVLO disables the gate drive, holding high-side and low-side MOSFET gates low, until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC531 and SiC531A also incorporate logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device. As an added precaution, a 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET.

S15-2799-Rev. A, 30-Nov-15

5



Vishay Siliconix

# FUNCTIONAL BLOCK DIAGRAM




Fig. 3 - SiC531 and SiC531A Functional Block Diagram

DEVICE TRUTH TABLE					
ZCD_EN#	PWM	GH	GL		
L	L	L	H, I <sub>L</sub> > 0A L, I <sub>L</sub> < 0A		
L	Н	Н	L		
L	Tri-state	L	L		
Н	L	L	Н		
Н	Н	Н	L		
Н	Tri-state	L	L		

# **PWM TIMING DIAGRAM**




Fig. 4 - Definition of PWM Logic and Tri-State 6

S15-2799-Rev. A, 30-Nov-15


For technical questions, contact: <u>powerictechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Vishay Siliconix

www.vishay.com

### **ELECTRICAL CHARACTERISTICS**

Test condition:  $V_{IN} = 13 \text{ V}$ ,  $V_{DRV} = V_{CIN} = 5 \text{ V}$ ,  $ZCD_EN\# = 5 \text{ V}$ ,  $V_{OUT} = 1 \text{ V}$ ,  $L_{OUT} = 250 \text{ nH}$ , (DCR = 0.32 m $\Omega$ ),  $T_A = 25 ^{\circ}C$  (All power loss and normalized power loss curves show SiC531 and SiC531A losses only unless otherwise stated)








Fig. 6 - Power Loss vs. Switching Frequency (V<sub>IN</sub> = 12.6 V)





Fig. 9 - Power Loss vs. Output Current (V<sub>IN</sub> = 12.6 V)



S15-2799-Rev. A, 30-Nov-15

7 hnical guestions, contact: powerictechsupport@visi


Document Number: 65999


For technical questions, contact: <a href="mailto:powerictechsupport@vishay.com">powerictechsupport@vishay.com</a> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <a href="http://www.vishay.com/doc?91000">www.vishay.com/doc?91000</a>


www.vishay.com


## **ELECTRICAL CHARACTERISTICS**

Test condition: V<sub>IN</sub> = 13 V, V<sub>DRV</sub> = V<sub>CIN</sub> = 5 V, ZCD\_EN# = 5 V, V<sub>OUT</sub> = 1 V, L<sub>OUT</sub> = 250 nH, (DCR = 0.32 mΩ), T<sub>A</sub> = 25 °C (All power loss and normalized power loss curves show SiC531 and SiC531A losses only unless otherwise stated)












Fig. 14 - BOOT Diode Forward Voltage vs. Temperature





Fig. 15 - PWM Threshold vs. Driver Supply Voltage (SiC531A)



S15-2799-Rev. A, 30-Nov-15

8

Document Number: 65999

For technical questions, contact: powerictechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT


ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000

www.vishay.com


Vishay Siliconix


## **ELECTRICAL CHARACTERISTICS**

Test condition:  $V_{IN} = 13 \text{ V}$ ,  $V_{DRV} = V_{CIN} = 5 \text{ V}$ ,  $ZCD\_EN\# = 5 \text{ V}$ ,  $V_{OUT} = 1 \text{ V}$ ,  $L_{OUT} = 250 \text{ nH}$ , (DCR = 0.32 m $\Omega$ ),  $T_A = 25 \text{ °C}$  (All power loss and normalized power loss curves show SiC531 and SiC531A losses only unless otherwise stated)















www.vishay.com

# Vishay Siliconix


# PCB LAYOUT RECOMMENDATIONS

Step 1: VIN / PGND Planes and Decoupling




- 1. Layout  $V_{IN}$  and  $P_{GND}$  planes as shown above.
- 2. Ceramic capacitors should be placed directly between  $V_{IN}$  and  $P_{GND}$ , and very close to the device for best decoupling effect.
- 3. Different values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603, 0402.
- 4. Smaller capacitance values, placed closer to the devices,  $V_{\text{IN}}$  pin(s), results in better high frequency noise absorbing.

#### Step 2: V<sub>SWH</sub> Plane




- 1. Connect output inductor to IC with large plane to lower resistance.
- 2.  $V_{SWH}$  plane also serves as a heat-sink for low-side MOSFET. Make the plane wide and short to achieve the best thermal path.
- 3. If any snubber network is required, place the components as shown above and the network can be placed at bottom.

### Step 3: V<sub>CIN</sub> / V<sub>DRV</sub> Input Filter



- 1. The  $V_{CIN} / V_{DRV}$  input filter ceramic cap should be placed as close as possible to the IC. It is recommended to connect two capacitors separately.
- 2.  $V_{CIN}$  capacitor should be placed between pin 2 and pin 3 (A<sub>GND</sub> of driver IC) to achieve best noise filtering.
- 3.  $V_{DRV}$  capacitor should be placed between pin 20 ( $P_{GND}$  of driver IC) and pin 21 to provide maximum instantaneous driver current for low side MOSFET during switching cycle.
- 4. For connecting V<sub>CIN</sub> to A<sub>GND</sub>, it is recommended to use a large plane to reduce parasitic inductance.

#### Step 4: BOOT Resistor and Capacitor Placement



- 1. The components need to be placed as close as possible to IC, directly between PHASE (pin 5) and BOOT (pin 4).
- 2. To reduce parasitic inductance, chip size 0402 can be used.


S15-2799-Rev. A, 30-Nov-15

10






#### Step 5: Signal Routing



- 1. Route the PWM and ZCD\_EN# signal traces out of the top left corner next to pin 1.
- The PWM signal is an important signal, both signal and return traces should not cross any power nodes on any layer.
- 3. It is best to "shield" these traces from power switching nodes, e.g.  $V_{\rm SWH},$  with a GND island to improve signal integrity.
- 4. GL (pin 19) has been connected with GL pad (pin 24) internally.




## Step 6: Adding Thermal Relief Vias

- 1. Thermal relief vias can be added on the  $V_{\rm IN}$  and  $A_{\rm GND}$  pads to utilize inner layers for high-current and thermal dissipation.
- 2. To achieve better thermal performance, additional vias can be placed on  $V_{\text{IN}}$  plane and  $P_{\text{GND}}$  plane.
- 3.  $V_{\text{SWH}}$  pad is a noise source, it is not recommended to place vias on this pad.
- 4. 8 mil vias for pads and 10 mils vias for planes are the optimal via sizes. Vias on pad may drain solder during assembly and cause assembly issues. Consult with the assembly house for guidelines.

S15-2799-Rev. A, 30-Nov-15


Step 7: Ground Connection




- 1. It is recommended to make a single connection between  $A_{GND}$  and  $P_{GND}$  which can be made on the top layer.
- 2. It is recommended to make the entire first inner layer (below top layer) the ground plane and separate them into  $A_{GND}$  and  $P_{GND}$  planes.
- 3. These ground planes provide shielding between noise sources on top layer and signal traces on bottom layer.



# **RECOMMENDED LAND PATTERN PowerPAK® MLP4535-22L**





Component for MLP 4.5 x 3.5 22L Land pattern for MLP 4.5 x 3.5 22L


E2-2-

E2-3

ł


Ē


Ш



**VISHAY** www.vishay.com

# **PACKAGE OUTLINE DRAWING MLP4535-22L**





514		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031	
A1	0.00	-	0.05	0.000	-	0.002	
A2		0.20 ref.			0.008 ref.		
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110	
D		4.50 BSC			0.177 BSC		
е		0.50 BSC			0.019 BSC		
E		3.50 BSC			0.137 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017	
N <sup>(3)</sup>		22			22		
Nd <sup>(3)</sup>		6			6		
Ne <sup>(3)</sup>		5		5			
D1-1	0.35	0.40	0.45	0.013	0.015	0.017	
D1-2	0.15	0.20	0.25	0.005	0.007	0.009	
D2-1	1.02	1.07	1.12	0.040	0.042	0.044	
D2-2	1.02	1.07	1.12	0.040	0.042	0.044	
D2-3	1.47	1.52	1.57	0.057	0.059	0.061	
D2-4	0.25	0.30	0.35	0.009	0.011	0.013	
E1-1	1.095	1.145	1.195	0.043	0.045	0.047	
E1-2	2.67	2.72	2.77	0.105	0.107	0.109	
E1-3	0.35	0.40	0.45	0.013	0.015	0.017	
E1-4	1.85	1.90	1.95	0.072	0.074	0.076	
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076	
E2-1	3.05	3.10	3.15	0.120	0.122	0.124	
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458	
E2-3	0.695	0.745	0.795	0.027	0.029	0.031	
E2-4	0.40	0.45	0.50	0.015	0.017	0.019	
K1		0.40 BSC		0.015 BSC			
K2		0.07 BSC		0.002 BSC			
K3		0.05 BSC			0.001 BSC		
K4		0.40 BSC			0.015 BSC		

А

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65999.


Document Number: 65999




# MLP 4.5 x 3.5-22L BWL Case Outline

A

---





DIM.	MILLIMETERS			INCHES			
DINI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031	
A1	0.00	-	0.05	0.000	-	0.002	
A2		0.20 ref.			0.008 ref.		
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110	
D		4.50 BSC			0.177 BSC		
е		0.50 BSC			0.019 BSC		
E		3.50 BSC			0.137 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017	
N <sup>(3)</sup>		22			22		
Nd <sup>(3)</sup>		6			6		
Ne <sup>(3)</sup>	5				5		
D1-1	0.35	0.40	0.45	0.013	0.015	0.017	
D1-2	0.15	0.20	0.25	0.005	0.007	0.009	
D2-1	1.02	1.07	1.12	0.040	0.042	0.044	
D2-2	1.02	1.07	1.12	0.040	0.042	0.044	
D2-3	1.47	1.52	1.57	0.057	0.059	0.061	
D2-4	0.25	0.30	0.35	0.009	0.011	0.013	
E1-1	1.095	1.145	1.195	0.043	0.045	0.047	
E1-2	2.67	2.72	2.77	0.105	0.107	0.109	
E1-3	0.35	0.40	0.45	0.013	0.015	0.017	
E1-4	1.85	1.90	1.95	0.072	0.074	0.076	
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076	
E2-1	3.05	3.10	3.15	0.120	0.122	0.124	
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458	
E2-3	0.695	0.745	0.795	0.027	0.029	0.031	
E2-4	0.40	0.45	0.50	0.015	0.017	0.019	
K1		0.40 BSC			0.015 BSC		
K2		0.07 BSC			0.002 BSC		
K3		0.05 BSC		0.001 BSC			
K4		0.40 BSC			0.015 BSC		

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

# **Package Information**



# **Vishay Siliconix**

#### Notes

- 1. Use millimeters as the primary measurement
- 2. Dimensioning and tolerances conform to ASME Y14.5M. 1994
- 3. N is the number of terminals,


Nd is the number of terminals in X-direction and


- Ne is the number of terminals in Y-direction.
- 4. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- 5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- 6. Exact shape and size of this feature is optional
- 7. Package warpage max. 0.08 mm
- 8. Applied only for terminals

T14-0626-Rev. A, 20-Oct-14 DWG: 6028




# **Recommended Land Pattern PowerPAK® MLP4535-22L**





Land pattern



All dimensions in millimeters



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

# Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

# http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

# Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9