

ATWILC1000B-MUT IEEE® 802.11 b/g/n Link Controller SoC

Introduction

The ATWILC1000B is a single chip IEEE[®] 802.11 b/g/n Radio/Baseband/MAC link controller optimized for low-power mobile applications. The ATWILC1000B supports single stream 1x1 802.11n mode providing up to 72 Mbps PHY rate. The ATWILC1000B features a fully integrated Power Amplifier (PA), Low Noise Amplifier (LNA), Switch, and Power Management. The ATWILC1000B offers very low-power consumption while simultaneously providing high performance and minimal bill of materials.

The ATWILC1000B provides multiple peripheral interfaces including Universal Asynchronous Receiver/ Transmitter (UART), Serial Peripheral Interface (SPI), Inter-Integrated Circuit (I²C), and Secure Digital Input Output (SDIO). The clock source for the ATWILC1000B is provided by an external crystal at 26 MHz. The ATWILC1000B is available in both QFN and Wafer Level Chip Scale Package (WLCSP) packaging.

Features

- IEEE 802.1 b/g/n 20 MHz (1x1) Solution
- Single Spatial Stream in 2.4 GHz ISM Band
- · Integrated PA and T/R Switch
- Superior Sensitivity and Range via Advanced PHY Signal Processing
- · Advanced Equalization and Channel Estimation
- · Advanced Carrier and Timing Synchronization
- Wi-Fi Direct[®] and Soft-AP Support
- Supports IEEE 802.11 WEP, WPA, WPA2 Security
- Superior MAC Throughput via Hardware Accelerated Two-Level A-MSDU/A-MPDU Frame Aggregation and Block Acknowledgment
- On-Chip Memory Management Engine to Reduce Host Load
- SPI, SDIO, and I²C Host Interfaces
- Operating Temperature Ranges from -40°C to +85°C
- · Power Save Modes:
 - <1 µA Deep Power-Down mode typical at 3.3V I/O
 - 280 µA Doze mode with chip settings preserved (used for beacon monitoring)
 - On-chip low-power sleep oscillator
 - Fast host wake up from Doze mode by a pin or host I/O transaction

Table of Contents

| Int | roduc | tion | 1 |
|-----|-------|--|----|
| Fe | ature | S | 1 |
| 1. | Orde | ering Information and IC Marking | 4 |
| 2. | Bloc | k Diagram | 5 |
| 3. | Pino | ut and Package Information | 6 |
| | 3.1. | Pin Description | |
| | 3.2. | Package Description | 13 |
| 4. | Elec | trical Specifications | 15 |
| | 4.1. | Absolute Ratings | 15 |
| | 4.2. | Recommended Operating Conditions | 15 |
| | 4.3. | DC Electrical Characteristics | 16 |
| 5. | Cloc | king | 17 |
| | 5.1. | Crystal Oscillator | 17 |
| | 5.2. | Low-Power Oscillator | 18 |
| 6. | CPU | l and Memory Subsystem | 19 |
| | 6.1. | Processor | 19 |
| | 6.2. | Memory Subsystem | 19 |
| | 6.3. | Nonvolatile Memory (eFuse) | 19 |
| 7. | WLA | N Subsystem | 21 |
| | 7.1. | MAC | 21 |
| | 7.2. | PHY | 22 |
| | 7.3. | Radio | 22 |
| 8. | Exte | rnal Interfaces | 27 |
| | 8.1. | I ² C Slave Interface | 27 |
| | 8.2. | I ² C Master Interface | 28 |
| | 8.3. | SPI Slave Interface | |
| | 8.4. | SPI Master Interface | |
| | 8.5. | SDIO Slave Interface | |
| | 8.6. | UART Debug Interface | |
| | 8.7. | GPIOs | 35 |
| 9. | Pow | er Management | 36 |
| | 9.1. | Power Architecture | 36 |
| | 9.2. | Power Consumption | |
| | 9.3. | Power-Up/Down Sequence | |
| | 9.4. | Digital I/O Pin Behavior During Power-up Sequences | 40 |

| 10. Reference Design | 41 |
|--|----|
| 11. Reflow Profile Information | 42 |
| 11.1. Storage Condition | 42 |
| 11.2. Solder Paste | 42 |
| 11.3. Stencil Design | 42 |
| 11.4. Printing Process | 42 |
| 11.5. Baking Conditions | |
| 11.6. Soldering and Reflow Condition | 43 |
| 12. Reference Documentation and Support | 45 |
| 13. Document Revision History | 46 |
| The Microchip Web Site | 47 |
| Customer Change Notification Service | 47 |
| Customer Support | 47 |
| Microchip Devices Code Protection Feature | 47 |
| Legal Notice | 48 |
| Trademarks | 48 |
| Quality Management System Certified by DNV | 49 |
| Worldwide Sales and Service | 50 |

1. Ordering Information and IC Marking

The following table provides the ordering details of the ATWILC1000B IC.

Table 1-1. Ordering Details

| Ordering Code ⁽¹⁾ | Package Type | IC Marking |
|------------------------------|---------------------------------------|-------------|
| ATWILC1000B-MU-ABCD | 5 x 5 QFN in Tape and Reel | ATWILC1000B |
| ATWILC1000B-UU-ABCD | 3.24 x 3.24 mm WLCSP in Tape and Reel | ATWILC1000B |

Note:

1. ABCD interprets as:

"A" can be "Y" indicating Tray, or "T" indicating Tape and Reel.

"BCD" equals to "042" for part assigned with MAC ID and blank for part with no MAC ID.


The following table lists possible combinations for ordering the ATWILC1000B-MU and ATWILC1000B-UU.

| Ordering Code | Description |
|---------------------|---|
| ATWILC1000B-MU-T | No MAC ID and ship in Tape and Reel |
| ATWILC1000B-MU-Y | No MAC ID and ship in Tray |
| ATWILC1000B-MU-Y042 | MAC ID assigned and ship in Tray |
| ATWILC1000B-MU-T042 | MAC ID assigned and ship in Tape and Reel |
| ATWILC1000B-UU-T | No MAC ID and ship in Tape and Reel |
| ATWILC1000B-UU-Y | No MAC ID and ship in Tray |
| ATWILC1000B-UU-Y042 | MAC ID assigned and ship in Tray |
| ATWILC1000B-UU-T042 | MAC ID assigned and ship in Tape and Reel |

2. Block Diagram

The following figure provides a basic overview of the ATWILC1000B IC.

Figure 2-1. ATWILC1000B Block Diagram



3. Pinout and Package Information

3.1 Pin Description

The ATWILC1000B is offered in an exposed pad 40-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment and the WLCSP package pin assignment are shown in the following figures. The color shading is used to indicate the pin type as follows:

- · Green power
- Red analog
- · Blue digital I/O
- · Yellow digital input
- · Grey unconnected or reserved

Figure 3-1. Pin Assignment





Figure 3-2. WLCSP Package Pin Assignment



The ATWILC1000B pins are described in the following table.

Table 3-1. Pin Description

| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description |
|----------------|---------------------|-----------|----------|---|
| 1 | C6 | TP_P | Analog | Test Pin/No Connect |
| 2 | B7 | VDD_RF_RX | Power | Tuner RF Supply (see Section 9.1 Power Architecture) |

| continued | | | | |
|----------------|---------------------|---------------------|---|---|
| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description |
| 3 | Н8 | VDD_AMS | Power | Tuner BB Supply (see Section 9.1 Power Architecture) |
| 4 | - | VDD_RF_TX | Power | Tuner RF Supply (see Section 9.1 Power Architecture) |
| 5 | - | VDD_BATT_PPA | Power | PA 1 ST Stage Supply (see Section 9.1 Power Architecture) |
| 6 | D7 | VDD_BATT_PA | Power | PA 2 ND Stage Supply (see Section 9.1 Power Architecture) |
| 7 | - | RFIOP | Analog | Positive RF Differential I/O (see Table 9-4) |
| 8 | - | RFION | Analog | Negative RF Differential I/O (see Table 9-4) |
| 9 | G7 | SDIO_SPI_CFG | Digital Input | Tie to 1 for SPI, 0 for SDIO |
| 10 | F6 | GPIO0/ HOST_WAKE | Digital I/O, Programmable Pull-up | GPIO0/SLEEP Mode Control |
| 11 | F5 | GPIO2/IRQN | Digital I/O, Programmable Pull-up | GPIO2/Device Interrupt |
| 12 | F4 | SD_DAT3 | Digital I/O, Programmable Pull-up | SDIO Data3 |
| 13 | G5 | SD_DAT2/ SPI_RXD | Digital I/O, Programmable Pull-up | SDIO Data2/SPI Data RX |
| 14 | C1 | VDDC | Power | Digital Core Power Supply (see Section 9.1 Power Architecture) |

| continued | continued | | | | | | |
|----------------|---------------------|---------------------|---|---|--|--|--|
| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description | | | |
| 15 | D1 | VDDIO | Power | Digital I/O Power Supply (see Section 9.1 Power Architecture) | | | |
| 16 | G4 | SD_DAT1/ SPI_SSN | Digital I/O, Programmable Pull-up | SDIO Data1/SPI Slave Select | | | |
| 17 | G3 | SD_DAT0/ SPI_TXD | Digital I/O, Programmable Pull-up | SDIO Data0/SPI Data TX | | | |
| 18 | Н3 | SD_CMD/ SPI_SCK | Digital I/O, Programmable Pull-up | SDIO Command/SPI Clock | | | |
| 19 | G2 | SD_CLK | Digital I/O, Programmable Pull-up | SDIO Clock | | | |
| 20 | H2 | VBATT_BUCK | Power | Battery Supply for DC/DC Converter (see Section 9.1 Power Architecture) | | | |
| 21 | H1 | VSW | Power | Switching output of DC/DC Converter (see Section 9.1 Power Architecture) | | | |
| 22 | F3 | VREG_BUCK | Power | Core Power from DC/DC Converter (see Section 9.1 Power Architecture) | | | |
| 23 | F2 | CHIP_EN | Analog | PMU Enable | | | |
| 24 | E2 | GPIO1/RTC_CLK | Digital I/O, Programmable Pull-up | GPIO1/32kHz Clock Input | | | |
| 25 | D2 | TEST_MODE | Digital Input | Test Mode – User must tie this pin to GND | | | |

| continued | | | | |
|----------------|---------------------|-----------|---|---|
| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description |
| 26 | H5 | VDDIO | Power | Digital I/O Power Supply (see Section 9.1 Power Architecture) |
| 27 | Н6 | VDDC | Power | Digital Core Power Supply (see Section 9.1 Power Architecture) |
| 28 | E3 | GPIO3 | Digital I/O, Programmable Pull-up | GPIO3/ SPI_SCK_Flash |
| 29 | D3 | GPIO4 | Digital I/O, Programmable Pull-up | GPIO4/ SPI_SSN_Flash |
| 30 | B2 | GPIO5 | Digital I/O, Programmable Pull-up | GPIO5/ SPI_TXD_Flash |
| 31 | A1 | GPIO6 | Digital I/O, Programmable Pull-up | GPIO6/ SPI_RXD_Flash |
| 32 | A2 | I2C_SCL | Digital I/O, Programmable Pull-up | I ² C Slave Clock (high-drive pad, see Table 4-3) |
| 33 | В3 | I2C_SDA | Digital I/O, Programmable Pull-up | I ² C Slave Data (high-drive pad, see Table 4-3) |
| 34 | A3 | RESETN | Digital Input | Active-Low Hard Reset |
| 35 | A4 | XO_N | Analog | Crystal Oscillator N |
| 36 | B4 | XO_P | Analog | Crystal Oscillator P |
| 37 | A6 | VDD_SXDIG | Power | SX Power Supply (see Section 9.1 Power Architecture) |
| 38 | - | VDD_VCO | Power | VCO Power Supply (see Section 9.1 Power Architecture) |

| continued | | | | |
|-------------------|---------------------|--------------|---|---|
| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description |
| 39 | A7 | VDDIO_A | Power | Tuner VDDIO Power Supply (see Section 9.1 Power Architecture) |
| 40 | B6 | TP_N | Analog | Test Pin/No Connect |
| 41 ⁽¹⁾ | - | PADDLE VSS | Ground | Connect to System Board Ground |
| - | A5 | GND_SXDIG | Ground | SX Ground, Connect to System Board Ground |
| - | B1 | GPIO16 | Digital I/O, Programmable Pull-up | GPIO16 |
| - | B5 | GND_IO | Ground | I/O Ground, Connect to System Board Ground |
| - | B8 | NC | None | Reserved/No Connect |
| - | C2 | GPIO15 | Digital I/O, Programmable Pull-up | GPIO15 |
| - | C3 | GPIO17 | Digital I/O, Programmable Pull-up | GPIO17 |
| - | C4 | GPIO18 | Digital I/O, Programmable Pull-up | GPIO18 |
| - | C5 | GPIO13 | Digital I/O, Programmable Pull-up | GPIO13 |
| - | C7 | GND_RF_RX | Ground | RF Rx Ground, Connect to System Board Ground |
| - | D8 | GND_BATT_PPA | Ground | PA 2nd Stage Ground, Connect to System Board Ground |

Pinout and Package Information

| continued | | | | | | |
|----------------|---------------------|-------------|---|---|--|--|
| QFN Pin Number | WLCSP Pin Number | Pin Name | Pin Type | Description | | |
| - | E1 | VSS | Ground | Connect to System Board Ground | | |
| - | E7 | GND_BATT_PA | Ground | PA 1st Stage Ground, Connect to System Board Ground | | |
| - | F1 | GND_BIAS | Ground | Bias Ground, Connect to System Board Ground | | |
| - | F7 | GND_AMS | Ground | AMS Ground, Connect to System Board Ground | | |
| - | F8 | TX_P | Analog | Positive RF Differential I/O | | |
| - | G1 | GND_BUCK | Ground | DC/DC Converter Ground, Connect to System Board Ground | | |
| - | G6 | GPIO12 | Digital I/O, Programmable Pull-up | GPIO12 | | |
| - | G8 | TX_N | Analog | Negative RF Differential I/O | | |
| - | H4 | VSS | Ground | Connect to System Board Ground | | |
| - | H7 | GPIO11 | Digital I/O, Programmable Pull-up | GPIO11 | | |

Note:

1. Applies to QFN package only. Pin 41, PADDLE_VSS must be soldered to GND providing good RF grounding and good heat dissipation.

Figure 3-3. WLCSP ATWILC1000B UU

| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
|-------------|--------------|-------------|----------|---------|-----------------|------------|----------|---|
| | VDDA_IO | VDDSXDIG | GNDSXDIG | XON | RESET | I2C_SCL | GPIO_6 | Α |
| NC | VDDRF | TPN | GNDIO | XOP | I2C_SDA | GPIO_5 | GPIO_16 | В |
| | GNDRF_RX | TPP | GPIO_13 | GPIO_18 | GPIO_17 | GPIO_15 | VDD | С |
| GNDBATT_PPA | VDDBATT | | | | GPIO_4 | TESTMODE | VDDIO | D |
| | GNDBATT_PA | | | | GPIO_3 | RTC_CLK | VSS | Е |
| TXP | GNDAMS | HOST_WAKEUP | IRQN | SD_DAT3 | VREGBUCK | CHIPEN | GND_BIAS | F |
| TXN | SDIO_SPI_CFG | GPIO_12 | SD_DAT2 | SD_DAT1 | SD_DATO_SPI_TXD | SD_CLK | GNDBUCK | G |
| VDDAMS | GPIO_11 | VDD | VDDIO | VSS | SD_CMD_SPI_SCK | VBATT_BUCK | VSW | Н |

3.2 Package Description

The ATWILC1000B QFN package information is provided in the following table and the package view is shown in Figure 3-4.

Table 3-2. QFN Package Information

| Parameter | Value | Unit | Tolerance |
|------------------|-----------|------|----------------|
| Package size | 5 x 5 | mm | ±0.1 mm |
| QFN pad count | 40 | _ | - |
| Total thickness | 0.85 | mm | +/0.15/-0.05mm |
| QFN pad pitch | 0.40 | | - |
| Pad width | 0.20 | | _ |
| Exposed pad size | 3.7 x 3.7 | | _ |

The ATWILC1000B WLCSP package information is provided in the following table and the package view is shown in the Figure 3-5.

Table 3-3. WLCSP Package Information

| Parameter | Value | Unit | Tolerance |
|-----------------|-------------|------|-----------|
| Package size | 3.24 x 3.24 | | ±0.3 mm |
| Total thickness | 0.56 | mm | ±0.3 mm |
| I/O Pitch | 0.35 | mm | _ |
| Ball diameter | 0.20 | | ±0.3 mm |

Figure 3-4. QFN Package





Figure 3-5. WLCSP Package



4. Electrical Specifications

4.1 Absolute Ratings

The values listed in this section are the peaked excursions ratings that can be tolerated by the device, and if sustained will cause irreparable damage to the device.

Table 4-1. Absolute Maximum Ratings

| Characteristics | Symbol | Min. | Max. | Unit |
|------------------------|---------------------------------|-----------------------------|-----------------------------|------|
| Core supply voltage | VDDC | -0.3 | 1.5 | |
| I/O supply voltage | VDDIO | -0.3 | 5.0 | |
| Battery supply voltage | VBATT | -0.3 | 5.0 | V |
| Digital input voltage | V _{IN} ⁽¹⁾ | -0.3 | VDDIO | V |
| Analog input voltage | V _{AIN} ⁽²⁾ | -0.3 | 1.5 | |
| ESD human body model | V _{ESDHBM} (3) | -1000, -2000 ⁽³⁾ | +1000, +2000 ⁽³⁾ | |
| Storage temperature | T _A | -65 | 150 | °C |
| Junction temperature | _ | _ | 125 | |
| RF input power max. | _ | _ | 23 | dBm |

Note:

- 1. V_{IN} corresponds to all the digital pins.
- 2. V_{AIN} corresponds to the following analog pins: VDD_RF_RX, VDD_RF_TX, VDD_AMS, RFIOP, RFION, XO_N, XO_P, VDD_SXDIG, and VDD_VCO.
- 3. For V_{ESDHBM}, each pin is classified as Class 1, or Class 2, or both:
 - The Class 1 pins include all the pins (both analog and digital).
 - The Class 2 pins are all digital pins only.
 - V_{ESDHBM} is ±1 kV for Class 1 pins. V_{ESDHBM} is ±2 kV for Class 2 pins.

4.2 Recommended Operating Conditions

The recommended operating conditions for the ATWILC1000B are listed in the following table.

Table 4-2. Recommended Operating Conditions

| Characteristics | Symbol | Min. | Тур. | Max. | Unit |
|------------------------|--------|------|------|------|------|
| I/O supply voltage | VDDIO | 2.7 | 3.3 | 3.6 | V |
| Battery supply voltage | VBATT | 3.00 | 3.30 | 4.20 | V |
| Operating temperature | - | -40 | _ | 85 | °C |

Note:

- 1. The ATWILC1000B is functional across this range of voltages; however, optimal RF performance is ensured for VBATT in the range 3.0V < VBATT < 4.2V.
- 2. I/O supply voltage is applied to the VDDIO_A, and VDDIO pins.
- 3. Battery supply voltage is applied to the VDD_BATT_PPA, VDD_BATT_PA, and VBATT_BUCK pins.
- 4. See Table 9-4 for the details of power connections.

4.3 DC Electrical Characteristics

The following table provides the DC characteristics for the ATWILC1000B digital pads.

Table 4-3. DC Electrical Characteristics

| Characteristic | Min. | Тур. | Max. | Unit |
|---|------------|------|------------|------|
| Input Low Voltage (V _{IL}) | -0.30 | _ | 0.60 | |
| Input High Voltage (V _{IH}) | VDDIO-0.60 | _ | VDDIO+0.30 | V |
| Output Low Voltage (V _{OL}) | _ | _ | 0.45 | V |
| Output High Voltage (OV _{OH}) | VDDIO-0.50 | _ | _ | |
| Output Loading | _ | _ | 20 | pF |
| Digital Input Load | _ | _ | 6 | рг |
| Pad Drive Strength (regular pads ⁽¹⁾) | 10.6 | 13.5 | _ | mA |
| Pad Drive Strength (high-drive pads (1)) | 21.2 | 27 – | | IIIA |

Note:

1. The following are high-drive pads: I2C_SCL, I2C_SDA; all other pads are regular.

Clocking

5. Clocking

5.1 Crystal Oscillator

The following table provides the crystal oscillator parameters of the ATWILC1000B.

Table 5-1. Crystal Oscillator Parameters


| Parameter | Min. | Тур. | Max. | Unit |
|---|------|------|------|------|
| Crystal resonant frequency | _ | 26 | _ | MHz |
| Crystal equivalent series resistance | _ | 50 | 150 | Ω |
| Stability – Initial offset ⁽¹⁾ | -100 | _ | 100 | nnm |
| Stability - Temperature and aging | -25 | _ | 25 | ppm |

Note:

1. To ensure ±25 ppm under operating conditions, frequency offset calibration is required.

The following block diagram in figure "XO Connections - (a)" shows how the internal Crystal Oscillator (XO) is connected to the external crystal. The XO has 5 pF internal capacitance, (denoted as c_onchip in the following figure) on each terminal XO_P and XO_N. To bypass the crystal oscillator with an external reference, an external signal capable of driving 5 pF can be applied to the XO_N terminal as shown in following figure "XO Connections - (b)". The XO has 5 pF internal capacitance on each terminal XO_P and XO_N. This internal capacitance must be accounted for when calculating the external loading capacitance, c_onboard, for the XTAL.

Figure 5-1. XO Connections: (a) The Crystal Oscillator is Used, (b) The Crystal Oscillator is Bypassed



The following table specifies the electrical and performance requirements for the external clock.

Table 5-2. Bypass Clock Specification

| Parameter | Min. | Тур. | Max. | Unit | Comments |
|---|------|------|------|-----------------|--|
| Oscillation frequency | _ | 26 | - | MHz | Must drive 5 pF load at desired frequency |
| Voltage swing | 0.5 | _ | 1.2 | V _{PP} | Must be AC coupled |
| Stability – Temperature and aging | -25 | _ | +25 | ppm | _ |
| Phase noise | _ | _ | -130 | dBc/Hz | At 10 kHz offset |
| Jitter (RMS) | _ | _ | <1 | psec | Based on integrated phase noise spectrum from 1 kHz to 1 MHz |

5.2 Low-Power Oscillator

The ATWILC1000B has an internally-generated 32 kHz clock to provide timing information for various sleep functions. Alternatively, the ATWILC1000B allows for an external 32kHz clock to be used for this purpose, which is provided through pin 24 (RTC_CLK). Software selects whether the internal clock or external clock is used.

The internal low-power clock is ring oscillator-based and has accuracy within 10,000 ppm. When using the internal low-power clock, the advance wake-up time in the Beacon Monitoring mode has to be increased by about 1% of the sleep time to compensate for the oscillator inaccuracy. For example, for the DTIM interval value of 1, wake-up time has to be increased by 1 ms.

For any application targeting very low-power consumption, an external 32 kHz RTC clock must be used.

6. CPU and Memory Subsystem

6.1 Processor

The ATWILC1000B has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to: association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.


6.2 Memory Subsystem

The APS3 core uses a 128 KB instruction/boot ROM along with a 160 KB instruction RAM and a 64 KB data RAM. In addition, the device uses a 128 KB shared RAM, accessible by the processor and MAC, which allows the APS3 core to perform various data management tasks on the TX and RX data packets.

6.3 Nonvolatile Memory (eFuse)

The ATWILC1000B has 768 bits of nonvolatile eFuse memory that can be read by the CPU after device reset. This nonvolatile One-Time-Programmable (OTP) memory can be used to store customer-specific parameters, such as MAC address; various calibration information, such as TX power, crystal frequency offset, other software-specific configuration parameters, and so on. The eFuse is partitioned into six 128-bit banks. Each bank has the same bit map, which is shown in the following figure. The purpose of the first 80 bits in each bank is fixed, and the remaining 48 bits are general-purpose software dependent bits, or reserved for future use. Since each bank can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g., updating the MAC address. Refer to the ATWILC1000 Programming Guide for the eFuse programming instructions.

Figure 6-1. eFuse Bit Map



7. WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). The following two subsections describe the MAC and PHY in detail.

7.1 MAC

7.1.1 Features

The ATWILC1000B IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF Multiple Access Categories Traffic Scheduling
- · Advanced IEEE 802.11n Features:
 - Transmission and reception of aggregated MPDUs (A-MPDU)
 - Transmission and reception of aggregated MSDUs (A-MSDU)
 - Immediate Block Acknowledgment
 - Reduced Interframe Spacing (RIFS)
- · Support for IEEE 802.11i and WFA Security with Key Management
 - WEP 64/128
 - WPA-TKIP
 - 128-bit WPA2 CCMP (AES)
- · Support for WAPI Security
- · Advanced Power Management
 - Standard 802.11 Power Save mode
 - Wi-Fi Alliance[®] WMM-PS (U-APSD)
- RTS-CTS and CTS-Self Support
- Supports Either STA or AP Mode in the Infrastructure Basic Service Set Mode
- Supports Independent Basic Service Set (IBSS)

7.1.2 Description

The ATWILC1000B MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated datapath engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated datapath engines with heavy computational are used to implement datapath functions. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are: the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, and so on.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/deaggregation module, block ACK controller

(implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions that are implemented in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association.
- Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

7.2 PHY

7.2.1 Features

The ATWILC1000B IEEE 802.11 PHY supports the following functions:

- · Single Antenna 1x1 Stream in 20 MHz Channels
- Supports IEEE 802.11b DSSS-CCK Modulation: 1, 2, 5.5, and 11 Mbps
- Supports IEEE 802.11g OFDM Modulation: 6, 9, 12,18, 24, 36, 48, and 54 Mbps
- Supports IEEE 802.11n HT Modulations MCS0-7, 20 MHz, 800 and 400 ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2 Mbps
- IEEE 802.11n Mixed Mode Operation
- Per Packet TX Power Control
- Advanced Channel Estimation/Equalization, Automatic Gain Control, CCA, Carrier/Symbol Recovery, and Frame Detection

7.2.2 Description

The ATWILC1000B WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11 b/g/n in Single Stream mode with 20 MHz bandwidth. Advanced algorithms are used to achieve maximum throughput in a real-world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

7.3 Radio

This section describes the properties and characteristics of the ATWILC1000B and Wi-Fi radio transmit and receive performance capabilities of the device. The performance measurements are taken at the RF pin assuming 50Ω impedance; the RF performance is assured for room temperature of 25° C with a derating of 2-3dB at boundary conditions.

Measurements were taken under typical conditions: VBATT at 3.3V; VDDIO at 3.3V ,and temperature at +25°C.

Table 7-1. Features and Properties

| Feature | Description |
|--------------------------------------|---|
| Part Number | ATWILC1000B |
| WLAN Standard | IEEE 802.11b/g/n, Wi-Fi compliant |
| Host Interface | SPI, SDIO |
| Dimension | L x W x H: 21.7 x 14.7 x 2.1 (typical) mm |
| Frequency range | 2.412 GHz ~ 2.472 GHz (2.4 GHz ISM band) |
| Number of channels | 11 for North America, 13 for Europe |
| Modulation | 802.11b: DQPSK, DBPSK, CCK |
| | 802.11g/n: OFDM/64-QAM,16-QAM, QPSK, BPSK |
| Data rate | 802.11b: 1, 2, 5.5, 11 Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps |
| Data rate | 802.11n: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2 |
| (20 MHz ,short GI,400ns) | Mbps |
| Operating temperature ⁽¹⁾ | -40°C to 85°C |
| Storage temperature | -40°C to 125°C |
| Humidity | Operating humidity 10% to 95% non-condensing |
| | Storage humidity 5% to 95% non-condensing |

Note:

1. RF performance is ensured at room temperature of 25°C with a 2-3db change at boundary conditions.

7.3.1 Receiver Performance

The following are typical conditions for radio receiver performance:

VBATT at 3.3V; VDDIO at 3.3V; temperature at 25°C and WLAN Channel 6 (2437 MHz).

The table below provides the receiver performance characteristics for the ATWILC1000B.

Table 7-2. Receiver Performance

| Parameter | Description | Min. | Тур. | Max. | Unit |
|---------------------|---------------|-------|------|-------|------|
| Frequency | - | 2,412 | - | 2,472 | MHz |
| Sensitivity 802.11b | 1 Mbps DSSS | - | -94 | - | |
| | 2 Mbps DSSS | - | -91 | - | dBm |
| | 5.5 Mbps DSSS | - | -89 | - | |
| | 11 Mbps DSSS | - | -86 | - | |

WLAN Subsystem

| continued | | | | | | | |
|------------------------------------|-----------------------------------|------|------|------|------|--|--|
| Parameter | Description | Min. | Тур. | Max. | Unit | | |
| Sensitivity 802.11g | 6 Mbps OFDM | - | -88 | - | | | |
| | 9 Mbps OFDM | - | -87 | - | | | |
| | 12 Mbps OFDM | - | -86 | - | | | |
| | 18 Mbps OFDM | - | -84 | - | dBm | | |
| | 24 Mbps OFDM | - | -82 | - | иын | | |
| | 36 Mbps OFDM | - | -78 | - | | | |
| | 48 Mbps OFDM | - | -74 | - | | | |
| | 54 Mbps OFDM | - | -73 | - | | | |
| Sensitivity 802.11n (BW at 20 MHz) | MCS 0 | - | -87 | - | | | |
| | MCS 1 | - | -85 | - | | | |
| | MCS 2 | - | -83 | - | | | |
| | MCS 3 | - | -80 | - | dBm | | |
| | MCS 4 | - | -76 | - | иын | | |
| | MCS 5 | - | -73 | - | | | |
| | MCS 6 | - | -71 | - | | | |
| | MCS 7 | - | -69 | - | | | |
| Maximum Receive Signal Level | 1-11 Mbps DSSS | - | 0 | - | | | |
| | 6-54 Mbps OFDM | - | -5 | - | dBm | | |
| | MCS 0 - 7 | - | -5 | - | | | |
| Adjacent Channel Rejection | 1 Mbps DSSS (30 MHz offset) | - | 50 | - | | | |
| | 11 Mbps DSSS (25 MHz offset) | - | 43 | - | | | |
| | 6 Mbps OFDM (25 MHz offset) | - | 40 | - | dР | | |
| | 54 Mbps OFDM (25 MHz offset) | - | 25 | - | dB | | |
| | MCS 0 – 20 MHz BW (25 MHz offset) | - | 40 | - | | | |
| | MCS 7 – 20 MHz BW (25 MHz offset) | - | 20 | - | | | |

| continued | | | | | | | |
|---------------------------|---------------------|------|------|------|------|--|--|
| Parameter | Description | Min. | Тур. | Max. | Unit | | |
| Cellular Blocker Immunity | 776-794 MHz CDMA | - | -14 | - | | | |
| | 824-849 MHz GSM | - | -10 | - | | | |
| | 880-915 MHz GSM | - | -10 | - | dBm | | |
| | 1710-1785 MHz GSM | - | -15 | - | | | |
| | 1850-1910 MHz GSM | - | -15 | - | | | |
| | 1850-1910 MHz WCDMA | - | -24 | - | | | |
| | 1920-1980 MHz WCDMA | - | -24 | - | | | |

7.3.2 Transmitter Performance

The following are typical conditions for radio transmitter performance:

VBAT=3.3V; VDDIO=3.3V; temperature at 25°C and WLAN Channel 6 (2437 MHz).

The following table provides the transmitter performance characteristics for the ATWILC1000B.

Table 7-3. Transmitter Performance

| Parameter | Description | Min. | Тур. | Max. | Unit |
|---|----------------|-------|---------------------|-------|-------|
| Frequency | - | 2,412 | | 2,472 | MHz |
| Output power ⁽¹⁾⁻⁽²⁾ , ON_Transmit | 802.11b 1Mbps | - | 17.6 | - | |
| | 802.11b 11Mbps | - | 18.2 | - | |
| | 802.11g 6Mbps | - | 18.7 | - | dBm |
| | 802.11g 54Mbps | - | 16.7 | - | UDIII |
| | 802.11n MCS 0 | - | 17.3 | - | |
| | 802.11n MCS 7 | - | 13.8 | - | |
| TX power accuracy | - | - | ±1.5 ⁽²⁾ | | dB |
| Carrier suppression | 802.11b mode | - | -19.4 | - | |
| | 802.11g mode | - | -27.5 | - | dBc |
| | 802.11n mode | - | -21.1 | - | |

| continued | | | | | | | |
|--------------------------------------|-----------------|------|------|------|-----------|--|--|
| Parameter | Description | Min. | Тур. | Max. | Unit | | |
| Out of band Transmit Power | 76-108 | - | -125 | - | | | |
| | 776-794 | - | -125 | - | | | |
| | 869-960 | - | -125 | - | | | |
| | 925-960 | - | -125 | - | dBm/Hz | | |
| | 1570-1580 | - | -125 | - | UDIII/IIZ | | |
| | 1805-1880 | - | -125 | - | | | |
| | 1930-1990 | - | -125 | - | | | |
| | 2110-2170 | - | -125 | - | | | |
| Harmonic output power ⁽⁴⁾ | 2 nd | - | -28 | - | | | |
| | 3 _{rd} | - | -33 | - | dDm/MU= | | |
| | 4 th | - | -40 | - | dBm/MHz | | |
| | 5 th | - | -28 | - | | | |

Note:

- 1. Measured at 802.11 specification compliant EVM/Spectral mask.
- 2. Measured after RF matching network.
- 3. Operating temperature range is -40°C to +85°C. RF performance is ensured at a room temperature range of 25°C with 2-3dB change at boundary conditions.
- 4. Measured at 11 Mbps, DG (Digital Gain) = -7, WLAN Channel 6 (2437 MHz).
- 5. With respect to TX power, different (higher/lower) RF output power settings may be used for specific antennas and/or enclosures, in which case re-certification may be required.
- 6. The availability of some specific channels and/or operational frequency bands are country dependent and should be programmed at the host product factory to match the intended destination. Regulatory bodies prohibit exposing the settings to the end user. This requirement needs to be taken care of via host implementation.

8. External Interfaces


The ATWILC1000B external interfaces include:

- I²C slave for control
- SPI slave and SDIO slave for control and data transfer
- · SPI master for external Flash
- I²C master for external EEPROM
- · UART Debug Interface
- · General Purpose Input/Output (GPIO) pins

8.1 I²C Slave Interface

The I²C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA, Pin 33) and a serial clock (SCL, pin 32). It responds to the seven bit address value 0x60. The ATWILC1000B I²C supports I²C bus Version 2.1 - 2000 and can operate in Standard mode (with data rates up to 100 Kb/s) and Fast mode (with data rates up to 400 Kb/s). The I²C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400 pF. Data is transmitted in byte packages. For specific information, refer to the Philips Specification entitled "The I²C -Bus Specification, Version 2.1". The I²C Slave timing is provided in the following figure.

Figure 8-1. I²C Slave Timing Diagram



The I²C Slave timing parameters are provided in the following table.

Table 8-1. I²C Slave Timing Parameters

| Parameter | Symbol | Min. | Max. | Unit | Remarks |
|----------------------|------------------|------|------|------|---------|
| SCL clock frequency | f _{SCL} | 0 | 400 | kHz | _ |
| SCL low pulse width | t _{WL} | 1.3 | _ | 110 | _ |
| SCL high pulse width | t _{WH} | 0.6 | _ | μs | _ |

| continued | | | | | | | | |
|--------------------------------------|--------------------|------|------|------|---|--|--|--|
| Parameter | Symbol | Min. | Max. | Unit | Remarks | | | |
| SCL, SDA fall time | t _{HL} | - | 300 | | - | | | |
| SCL, SDA rise time | t _{LH} | _ | 300 | ns | This is dictated by external components | | | |
| START setup time | t _{SUSTA} | 0.6 | _ | 116 | _ | | | |
| START hold time | t _{HDSTA} | 0.6 | _ | μs | _ | | | |
| SDA setup time | t _{SUDAT} | 100 | _ | | _ | | | |
| SDA hold time | t _{HDDAT} | 0 | _ | ns | Slave and master default master | | | |
| | | 40 | | | programming option | | | |
| STOP setup time | t _{SUSTO} | 0.6 | _ | 110 | - | | | |
| Bus free time between STOP and START | t _{BUF} | 1.3 | _ | μs | _ | | | |
| Glitch pulse reject | t _{PR} | 0 | 50 | ns | - | | | |

8.2 I²C Master Interface

The ATWILC1000B provides an I²C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I²C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on one of the following pins: SD_CLK (pin 19), GPIO1 (pin 24), GPIO6 (pin 31), or I2C_SDA (pin 33). SCL can be configured on one of the following pins: GPIO0 (pin 10), SD_DAT3 (pin 12), GPIO4 (pin 29), or I2C_SCL (pin 32). For more specific instructions refer to the ATWILC1000 Programming Guide.

The I²C master interface supports three speeds:

- Standard mode (100 kb/s)
- Fast mode (400 kb/s)
- High-Speed mode (3.4 Mb/s)

The timing diagram of the I²C master interface is the same as that of the I²C slave interface (see Figure 8-1). The timing parameters of I²C master are shown in the following table.

Table 8-2. I²C Master Timing Parameters

| Parameter | Symbol | Standard Mode | | ode Fast Mode | | High-Speed Mode | | Unit |
|----------------------|------------------|---------------|------|---------------|------|-----------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| SCL clock frequency | f _{SCL} | 0 | 100 | 0 | 400 | 0 | 3400 | kHz |
| SCL high pulse width | t _{WH} | 4 | _ | 0.6 | _ | 0.06 | _ | ш |
| SCL low pulse width | t _{WL} | 4.7 | _ | 1.3 | _ | 0.16 | _ | μs |

| continued | | | | | | | | |
|--------------------------------------|--------------------|---------------|------|-----------|------|-----------------|------|------|
| Parameter | Symbol | Standard Mode | | Fast Mode | | High-Speed Mode | | Unit |
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| SCL fall time | t _{HLSCL} | _ | 300 | _ | 300 | 10 | 40 | |
| SDA fall time | t _{HLSDA} | _ | 300 | | 300 | 10 | 80 | ns |
| SCL rise time | t _{LHSCL} | _ | 1000 | _ | 300 | 10 | 40 | 115 |
| SDA rise time | t _{LHSDA} | _ | 1000 | _ | 300 | 10 | 80 | |
| START setup time | t _{SUSTA} | 4.7 | _ | 0.6 | _ | 0.16 | _ | 116 |
| START hold time | t _{HDSTA} | 4 | _ | 0.6 | _ | 0.16 | _ | μs |
| SDA setup time | t _{SUDAT} | 250 | _ | 100 | _ | 10 | _ | ns |
| SDA hold time | t _{HDDAT} | 5 | _ | 40 | _ | 0 | 70 | 115 |
| STOP setup time | t _{SUSTO} | 4 | _ | 0.6 | _ | 0.16 | _ | |
| Bus free time between STOP and START | t _{BUF} | 4.7 | _ | 1.3 | _ | _ | _ | μs |
| Glitch pulse reject | t _{PR} | _ | _ | 0 | 50 | _ | _ | |

8.3 SPI Slave Interface

The ATWILC1000B provides a Serial Peripheral Interface (SPI) that operates as an SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in the the following table. The RXD pin is same as Master Output, Slave Input (MOSI), and the TXD pin is same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when pin 9 (SDIO_SPI_CFG) is tied to VDDIO.

Table 8-3. SPI Slave Interface Pin Mapping

| Pin Number | SPI Function |
|------------|----------------------------------|
| 9 | CFG: Must be tied to VDDIO |
| 16 | SSN: Active Low Slave Select |
| 18 | SCK: Serial Clock |
| 13 | RXD: Serial Data Receive (MOSI) |
| 17 | TXD: Serial Data Transmit (MISO) |

When the SPI is not selected, i.e., when SSN is high, the SPI interface does not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line.


The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For more details of the SPI protocol and more specific instructions, refer to the ATWILC1000 Programming Guide.

The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in table SPI Slave Modes and Figure 8-2. The red lines in this figure correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

Table 8-4. SPI Slave Modes

| Mode | CPOL | СРНА |
|------|------|------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 2 | 1 | 0 |
| 3 | 1 | 1 |

Figure 8-2. SPI Slave Clock Polarity and Clock Phase Timing



The SPI slave timing is provided in the following figure.




Figure 8-3. SPI Slave Timing Diagram

The SPI slave timing parameters are provided in the following table.

Table 8-5. SPI Slave Timing Parameters

| Parameter | Symbol | Min. | Max. | Unit |
|-------------------------|--------------------|------|------|------|
| Clock input frequency | f _{SCK} | _ | 48 | MHz |
| Clock low pulse width | t _{WL} | 15 | _ | |
| Clock high pulse width | t _{WH} | 15 | _ | |
| Clock rise time | t _{LH} | _ | 10 | |
| Clock fall time | t _{HL} | _ | 10 | |
| Input setup time | t _{ISU} | 5 | _ | ns |
| Input hold time | t _{IHD} | 5 | _ | |
| Output delay | t _{ODLY} | 0 | 20 | |
| Slave select setup time | t _{SUSSN} | 5 | _ | |
| Slave select hold time | t _{HDSSN} | 5 | _ | |

8.4 SPI Master Interface

The ATWILC1000B provides an SPI master interface for accessing external Flash memory. The SPI master pins are mapped as shown in the following table. The TXD pin is same as Master Output, Slave Input (MOSI), and the RXD pin is same as Master Input, Slave Output (MISO). The SPI master interface supports all four standard modes of clock polarity and clock phase shown in Table 8-4. External SPI Flash


memory is accessed by a processor programming commands to the SPI master interface, which in turn initiates a SPI master access to the Flash. For more specific instructions, refer to the ATWILC1000 Programming Guide.

Table 8-6. SPI Master Interface Pin Mapping

| Pin Number | Pin Name | SPI Function |
|------------|----------|---|
| 28 | GPIO3 | SCK: Serial Clock Output |
| 29 | GPIO4 | SCK: Active-Low Slave Select Output |
| 30 | GPIO5 | TXD: Serial Data Transmit Output (MOSI) |
| 31 | GPIO6 | RXD: Serial Data Receive Input (MISO) |

The SPI master timing is provided in the following figure.

Figure 8-4. SPI Master Timing Diagram



The SPI master timing parameters are provided in the following table.

Table 8-7. SPI Master Timing Parameters

| Parameter | Symbol | Min. | Max. | Unit |
|------------------------|-------------------|------|------|------|
| Clock output frequency | f _{SCK} | _ | 48 | MHz |
| Clock low pulse width | t _{WL} | 5 | _ | |
| Clock high pulse width | t _{WH} | 5 | _ | |
| Clock rise time | t _{LH} | _ | 5 | |
| Clock fall time | t _{HL} | _ | 5 | ns |
| Input setup time | t _{ISU} | 5 | _ | |
| Input hold time | t _{IHD} | 5 | _ | |
| Output delay | t _{ODLY} | 0 | 5 | |

8.5 SDIO Slave Interface

The ATWILC1000B SDIO Slave is a full speed interface. The interface supports the 1-bit/4-bit SD Transfer mode at the clock range of 0 to 50 MHz. The host can use this interface to read and write from any register within the chip as well as configure the ATWILC1000B for data DMA. To use this interface, pin 9 (SDIO_SPI_CFG) must be grounded. The SDIO slave pins are mapped as shown in the following table.

Table 8-8. SDIO Interface Pin Mapping


| Pin Number | SPI Function |
|------------|-----------------------------|
| 9 | CFG: Must be tied to ground |
| 12 | DAT3: Data 3 |
| 13 | DAT2: Data 2 |
| 16 | DAT1: Data 1 |
| 17 | DAT0: Data 0 |
| 18 | CMD: Command |
| 19 | CLK: Clock |

When the SDIO card is inserted into an SDIO aware host, the detection of the card will be via the means described in SDIO specification. During the normal initialization and interrogation of the card by the host, the card identifies itself as an SDIO device. The host software obtains the card information in a tuple (linked list) format and determines if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it is allowed to power-up fully and start the I/O function(s) built into it. The SD memory card communication is based on an advanced 9-pin interface (clock, command, four data and three power lines) designed to operate at a maximum operating frequency of 50 MHz. The SDIO slave interface has the following features:

- Meets SDIO card specification version 2.0
- Host clock rate variable between 0 to 50 MHz
- 1 bit/4-bit SD bus modes supported
- · Allows card to interrupt host
- · Responds to direct read/write (IO52) and extended read/write (IO53) transactions
- Supports Suspend/Resume operation

The SDIO slave interface timing is provided in the following figure.

Figure 8-5. SDIO Slave Timing Diagram



The SDIO slave timing parameters are provided in the following table.

Table 8-9. SDIO Slave Timing Parameters

| Parameter | Symbol | Min. | Max. | Unit |
|------------------------|-------------------|------|------|------|
| Clock input frequency | f _{PP} | 0 | 50 | MHz |
| Clock low pulse width | t _{WL} | 10 | _ | |
| Clock high pulse width | t _{WH} | 10 | _ | |
| Clock rise time | t _{LH} | _ | 10 | |
| Clock fall time | t _{HL} | _ | 10 | ns |
| Input setup time | t _{ISU} | 5 | _ | |
| Input hold time | t _{IH} | 5 | _ | |
| Output delay | t _{ODLY} | 0 | 14 | |

8.6 UART Debug Interface

ATWILC1000B has a Universal Asynchronous Receiver/Transmitter (UART) interface on pin 13, SD-DATA2/SPI-RxD and pin 17, SD-DATA0/SPI-TXD. This interface should be used only for debugging purposes. The UART is compatible with the RS-232 standard, where ATWILC1000B-MUT operates as Data Terminal Equipment (DTE). It has a two-pin RXD/TXD interface.

The default configuration for accessing the UART interface of ATWILC1000B-MUT is as follows:

• Baud rate: 115200

Data: 8 bitParity: None


· Stop bit: 1 bit

· Flow control: None

It also has Rx and Tx FIFOs, which ensures reliable high speed reception and low software overhead transmission. FIFO size is 4x8 for both Rx and Tx direction. The UART has status registers that show the number of received characters available in the FIFO and various error conditions; in addition, it has the ability to generate interrupts based on these status bits.

An example of UART receiving or transmitting a single packet is shown in the following figure. This example shows 7-bit data (0x45), odd parity, and two stop bits.

Figure 8-6. Example of UART RX or TX Packet



8.7 GPIOs


Nine General Purpose Input/Output (GPIO) pins, labeled GPIO 0-8, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input. GPIOs 7 and 8 are only available when the host does not use the SDIO interface, which shares two of its pins with these GPIOs. Therefore, for SDIO-based applications, seven GPIOs (0-6) are available. For more specific usage instructions refer to the ATWILC1000 Programming Guide.

9. Power Management

9.1 Power Architecture

The ATWILC1000B uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. This architecture is shown in the following figure. The Power Management Unit (PMU) has a DC/DC Converter that converts VBATT to the core supply used by the digital and RF/AMS blocks. The PA and eFuse are supplied by dedicated LDOs, and the VCO is supplied by a separate LDO structure. The power connections in the following figure provide a conceptual framework for understanding the ATWILC1000B power architecture.

Figure 9-1. Power Architecture



The following table provides the typical values for the digital and RF/AMS core voltages.

Table 9-1. PMU Output Voltages

| Parameter | Typical |
|---------------------------------|---------|
| RF/AMS core voltage (VREG_BUCK) | 1.35V |
| Digital core voltage (VDDC) | 1.10V |

Refer to the reference design for an example of power supply connections, including proper isolation of the supplies used by the digital and RF/AMS blocks.

9.2 Power Consumption

The ATWILC1000B has several device states:

- ON_Transmit Device is actively transmitting an 802.11 signal
- ON Receive Device is actively receiving an 802.11 signal
- ON_Doze Device is on but is neither transmitting nor receiving
- Power_Down Device core supply off (leakage)

The following pins are used to switch between the ON and Power Down states:

- CHIP_EN Device pin (pin 23) used to enable DC/DC Converter
- VDDIO I/O supply voltage from external supply

In the ON states, VDDIO is on and CHIP_EN is high (at VDDIO voltage level). To switch between the ON states and Power_Down state, CHIP_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP_EN is low, the chip is powered off with no leakage (also see 9.3 Power-Up/Down Sequence).

9.2.1 Current Consumption in Various Device States

The following table provides the ATWILC1000B current consumption in various device states.

Table 9-2. Current Consumption

| Device State | Code Rate | Output Power | Current Consumption ⁽¹⁾ | | |
|--------------|-----------------|--------------|------------------------------------|--------------------|--|
| | (dBm) | | I _{VBATT} | I _{VDDIO} | |
| ON_Transmit | 802.11b 1 Mbps | 17.6 | 266 mA | 22 mA | |
| | 802.11b 11 Mbps | 18.5 | 239 mA | 22 mA | |
| | 802.11g 6 Mbps | 18.6 | 249 mA | 22 mA | |
| | 802.11g 54 Mbps | 16.9 | 173 mA | 22 mA | |
| | 802.11n MCS 0 | 17.7 | 253 mA | 22 mA | |
| | 802.11n MCS 7 | 14.0 | 164 mA | 22 mA | |

| continued | | | | | |
|--------------|-----------------|--------------|------------------------------------|--------------------|--|
| Device State | Code Rate | Output Power | Current Consumption ⁽¹⁾ | | |
| | | (dBm) | I _{VBATT} | I _{VDDIO} | |
| ON_Receive | 802.11b 1 Mbps | N/A | 63 mA | 22 mA | |
| | 802.11b 11 Mbps | N/A | 63 mA | 22 mA | |
| | 802.11g 6 Mbps | N/A | 63 mA | 22 mA | |
| | 802.11g 54 Mbps | N/A | 63 mA | 22 mA | |
| | 802.11n MCS 0 | N/A | 63 mA | 22 mA | |
| | 802.11n MCS 7 | N/A | 63 mA | 22 mA | |
| ON_Doze | N/A | N/A | 380 μΑ | <10 µA | |
| Power_Down | N/A | N/A | 1.25 µA ⁽²⁾ | | |

Note:

1. The power consumption values are measured when VBAT is 3.6V and VDDIO is 2.8V at 25°C.

9.2.2 Controlling the Device States

Table "Device States" shows how to switch between the device states using the following:

- CHIP EN Device pin (pin #23) used to enable DC/DC Converter
- VDDIO I/O supply voltage from external supply

Table 9-3. Device States

| Device State | CHIP_EN | VDDIO | Power Consumption ^{(1), (2)} | |
|--------------|---------|-------|---------------------------------------|--------------------|
| | | | I _{VBATT} | I _{VDDIO} |
| ON_Transmit | VDDIO | On | 172mA @ 18dBm (≤18Mbps) | |
| | | | 230mA @ 18dBm (>18Mbps) | |
| ON_Receive | VDDIO | On | 60mA | |
| ON_Doze | VDDIO | ON | 280µA <1 | |
| Power_Down | GND | On | <0.5μΑ | <0.2µA |

Note:

- 1. Conditions: VBAT @ 3.6v, I/O@1.8V.
- 2. Power consumption numbers are preliminary.

9.2.3 Restrictions for Power States

When no power is supplied to the device, i.e., the DC/DC converter output and VDDIO are both off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode turns on when voltage higher than one diode-drop is supplied to the pin.


If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the SLEEP or Power_Down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

9.3 Power-Up/Down Sequence

The power-up/down sequence for the ATWILC1000B is shown in the following figure.

Figure 9-2. Power-Up/Down Sequence



The timing parameters are provided in the following table.

Table 9-4. Power-Up/Down Sequence Timing

| Parameter | Min. | Max. | Unit | Description | Notes |
|----------------|------|------|------|--------------------------------|---|
| t _A | 0 | _ | | VBATT rise to VDDIO rise | VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT. |
| t _B | 0 | _ | | VDDIO rise to CHIP_EN rise | CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating. |
| t _C | 5 | _ | ms | CHIP_EN rise to RESETN rise | This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating. |
| t _A | 0 | - | | VDDIO fall to VBATT fall | VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO. |
| t _B | 0 | _ | | CHIP_EN fall to VDDIO fall | VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously. |
| t _C | 0 | - | | RESETN fall to VDDIO fall | VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously. |

9.4 Digital I/O Pin Behavior During Power-up Sequences

The following table represents digital I/O pin states corresponding to device power modes.


Table 9-5. Digital I/O Pin Behavior in Different Device States

| Device State | VDDIO | CHIP_EN | RESETN | Output Driver | Input Driver | Pull-Up/Down Resistor (96kΩ) |
|---|-------|---------|--------|--|---------------------------------|--|
| Power_Down: core supply off | High | Low | Low | Disabled (Hi-Z) | Disabled | Disabled |
| Power-On Reset: core supply on, hard reset on | High | High | Low | Disabled (Hi-Z) | Disabled | Enabled |
| Power-On Default: core supply on, device out of reset but not programmed yet | High | High | High | Disabled (Hi-Z) | Enabled | Enabled |
| On_Doze/ On_Transmit/ On_Receive: core supply on, device programmed by firmware | High | High | High | Programmed by firmware for each pin: Enabled or Disabled | Opposite of output driver state | Programmed by firmware for each pin: Enabled or Disabled |

10. Reference Design

The ATWILC1000B reference design schematic is shown in the following figure.

Figure 10-1. ATWILC1000B Reference Schematic



11. Reflow Profile Information

This section provides the guidelines for the reflow process to get ATWILC1000B soldered to the customer's design.

11.1 Storage Condition

11.1.1 Moisture Barrier Bag Before Opening

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH. The calculated shelf life for the dry-packed product shall be 12 months from the date the bag is sealed.

11.1.2 Moisture Barrier Bag Open

Humidity indicator cards must be blue, indicating that the humidity is <30%.

11.2 Solder Paste

SnAgCu eutectic solder with melting temperature of 217°C is most commonly used for lead-free solder reflow application. This alloy is widely accepted in the semiconductor industry due to its low cost, relatively low melting temperature, and good thermal fatigue resistance. Some recommended pastes include NC-SMQ® 230 flux and Indalloy® 241 solder paste made up of 95.5 Sn/3.8 Ag/0.7 Cu or SENJU N705-GRN3360-K2-V Type 3, no clean paste.

11.3 Stencil Design

The recommended stencil is laser-cut, stainless-steel type with thickness of $100 \mu m$ to $130 \mu m$ and approximately a 1:1 ratio of stencil opening to pad dimension. To improve paste release, a positive taper with bottom opening $25 \mu m$ larger than the top is utilized. Local manufacturing experience may find other combinations of stencil thickness and aperture size to get good results.

11.4 Printing Process

The printing process requires no significant changes compared to Sn/Pb solder. Any guidelines recommended by the paste manufacturers to accommodate paste specific characteristics should be followed. Post-print inspection and paste volume measurement is very critical to ensure good print quality and uniform paste.

11.5 Baking Conditions

ATWILC1000B is rated at MSL level 3. After the sealed bag is opened, no baking is required within 168 hours as long as the devices are held at $\leq 30^{\circ}$ C/60% RH or stored at < 10% RH.

ATWILC1000B requires baking before mounting if:

- The sealed bag has been open for more than 168 hours
- The humidity indicator card reads more than 10%
- · SIPs need to be baked for eight hours at 125°C

11.6 Soldering and Reflow Condition

Optimization of the reflow process is the most critical factor considered for lead-free soldering. The development of an optimal profile must account the paste characteristics, the size of the board, the density of the components, the mix of the larger and smaller components, and the peak temperature requirements of the components. An optimized reflow process is the key to ensuring a successful lead-free assembly and achieves high yield and long-term solder joint reliability.

Temperature Profiling

Temperature profiling must be performed for all new board designs by attaching thermocouples at the solder joints, on the top surface of the larger components, and at multiple locations of the boards. This is to ensure that all components are heated to a temperature above the minimum reflow temperatures and the smaller components do not exceed the maximum temperature limit. The SnAgCu solder alloy melts at ~217°C, so the reflow temperature peak at joint level must be 15 to 20°C higher than melting temperature. The targeted solder joint temperature for the SnAgCu solder must be ~235°C. For larger or sophisticated boards with a large mix of components, it is also important to ensure that the temperature difference across the board is less than 10 degrees to minimize board warpage. The maximum temperature at the component body must not exceed the MSL3 qualification specification.


11.6.1 Reflow Oven

It is strongly recommended that a reflow oven equipped with more heating zones and Nitrogen atmosphere be used for lead-free assembly. Nitrogen atmosphere has shown to improve the wet-ability and reduce temperature gradient across the board. It can also enhance the appearance of the solder joints by reducing the effects of oxidation.

The following items should also be observed in the reflow process.

- 1. Some recommended pastes include:
 - NC-SMQ[®] 230 flux and Indalloy[®] 241 solder paste made up of 95.5 Sn/3.8 Aq/0.7 Cu
 - SENJU N705-GRN3360-K2-V Type 3, no clean paste
- 2. Allowable reflow soldering iterations:
 - Three times based on the following reflow soldering profile (refer following Figure).
- 3. Temperature profile:
 - Reflow soldering shall be done according to the following temperature profile (refer to the following figure).
 - Peak temperature: 250°C.





Cleaning

The exposed ground paddle helps to self-align ATWILC1000B, avoiding pad misalignment. The use of no-clean solder pastes is recommended. Full drying of no-clean paste fluxes must be ensured as a result of the reflow process. This may require longer reflow profiles and/or peak temperatures toward the high end of the process window as recommended by the solder paste vendor. It is believed that uncured flux residues could lead to corrosion and/or shorting in accelerated testing and possibly the field.

Rework

Rework is to remove the mounted SIP package and replace with a new unit. It is recommended that once ATWILC1000B has been removed it should never be reused. During the rework process, the mounted ATWILC1000B and PCB are heated partially, and ATWILC1000B is removed. It is recommended to heat-proof the proximity of the mounted parts and junctions and use the best nozzle for rework that is suited to the module size.

12. Reference Documentation and Support

The following table provides the set of collateral documents to ease integration and device ramp.

Table 12-1. Reference Documents

| Title | Content |
|--------------------------------|---|
| Design Files Package | User Guide, Schematic, PCB layout, Gerber, BOM and System notes on: RF/ Radio Full Test Report, radiation pattern, design guidelines, temperature performance, ESD. |
| Platform Getting started Guide | How-to-use package: Out of the Box starting guide, HW limitations and notes, SW Quick start guidelines. |
| HW Design Guide | Best practices and recommendations to design a board with the product, including: Antenna Design for Wi-Fi (layout recommendations, types of antennas, impedance matching, using a power amplifier etc.), SPI/UART protocol between Wi-Fi SoC and the Host MCU. |
| SW Design Guide | Integration guide with clear description of: High level Arch, overview on how to write a networking application, list all API, parameters and structures. |
| | Features of the device, SPI/handshake protocol between device and host MCU, flow/sequence/ state diagram, and timing. |
| SW Programmer Guide | Explains in detail the flow chart and how to use each API to implement all generic use cases (e.g. start AP, start STA, provisioning, UDP, TCP, http, TLS, p2p, errors management, connection/transfer recovery mechanism/state diagram) – usage and sample application note. |

For a complete listing of development-support tools and documentation, visit the ATWILC1000 webpage, or refer to the customer support section on options to contact the nearest Microchip field representative.

13. Document Revision History

| Revision | Date | Section | Description |
|----------|---------|----------|--|
| A | 12/2018 | Document | Updated from Atmel to Microchip template. Assigned a new Microchip document number. Previous version is Atmel 42351 revision D. ISBN number added. |

Document Revision History-Atmel

| Doc. Rev. | Date | Comments | | |
|-----------|---------|--|--|--|
| 42351D | 05/2015 | DS update to Rev. B offering. | | |
| | | Changes from ATWILC1000A to ATWILC1000B: | | |
| | | Added second UART, increased UART data rates. Increased instruction RAM size from 128KB to 160KB. Updated pin MUX table: added new options for various interfaces. Improved description of Coexistence interface. Added VDD_VCO switch and connection in the power architecture. Updated power consumption numbers. Updated reference schematic. Changed RTC CLK pad definition from pull-down to pull-up | | |
| 42351C | 02/2015 | DS update new Atmel format. | | |
| 423310 | 02/2013 | · | | |
| 42351B | 11/2014 | Major document update, new sections added, replaced text in most sections, new and updated drawings. | | |
| 42351A | 07/2014 | Initial document release. | | |

The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of
 these methods, to our knowledge, require using the Microchip products in a manner outside the
 operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is
 engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3998-1

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|---------------------------|-----------------------|-------------------------|-----------------------|
| Corporate Office | Australia - Sydney | India - Bangalore | Austria - Wels |
| 2355 West Chandler Blvd. | Tel: 61-2-9868-6733 | Tel: 91-80-3090-4444 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | China - Beijing | India - New Delhi | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Tel: 86-10-8569-7000 | Tel: 91-11-4160-8631 | Denmark - Copenhagen |
| Fax: 480-792-7277 | China - Chengdu | India - Pune | Tel: 45-4450-2828 |
| echnical Support: | Tel: 86-28-8665-5511 | Tel: 91-20-4121-0141 | Fax: 45-4485-2829 |
| nttp://www.microchip.com/ | China - Chongqing | Japan - Osaka | Finland - Espoo |
| support | Tel: 86-23-8980-9588 | Tel: 81-6-6152-7160 | Tel: 358-9-4520-820 |
| Veb Address: | China - Dongguan | Japan - Tokyo | France - Paris |
| ww.microchip.com | Tel: 86-769-8702-9880 | Tel: 81-3-6880- 3770 | Tel: 33-1-69-53-63-20 |
| Atlanta | China - Guangzhou | Korea - Daegu | Fax: 33-1-69-30-90-79 |
| Ouluth, GA | Tel: 86-20-8755-8029 | Tel: 82-53-744-4301 | Germany - Garching |
| el: 678-957-9614 | China - Hangzhou | Korea - Seoul | Tel: 49-8931-9700 |
| ax: 678-957-1455 | Tel: 86-571-8792-8115 | Tel: 82-2-554-7200 | Germany - Haan |
| ustin, TX | China - Hong Kong SAR | Malaysia - Kuala Lumpur | Tel: 49-2129-3766400 |
| el: 512-257-3370 | Tel: 852-2943-5100 | Tel: 60-3-7651-7906 | Germany - Heilbronn |
| Boston | China - Nanjing | Malaysia - Penang | Tel: 49-7131-67-3636 |
| Vestborough, MA | Tel: 86-25-8473-2460 | Tel: 60-4-227-8870 | Germany - Karlsruhe |
| el: 774-760-0087 | China - Qingdao | Philippines - Manila | Tel: 49-721-625370 |
| ax: 774-760-0088 | Tel: 86-532-8502-7355 | Tel: 63-2-634-9065 | Germany - Munich |
| chicago | China - Shanghai | Singapore | Tel: 49-89-627-144-0 |
| asca, IL | Tel: 86-21-3326-8000 | Tel: 65-6334-8870 | Fax: 49-89-627-144-44 |
| el: 630-285-0071 | China - Shenyang | Taiwan - Hsin Chu | Germany - Rosenheim |
| ax: 630-285-0075 | Tel: 86-24-2334-2829 | Tel: 886-3-577-8366 | Tel: 49-8031-354-560 |
| allas | China - Shenzhen | Taiwan - Kaohsiung | Israel - Ra'anana |
| ddison, TX | Tel: 86-755-8864-2200 | Tel: 886-7-213-7830 | Tel: 972-9-744-7705 |
| el: 972-818-7423 | China - Suzhou | Taiwan - Taipei | Italy - Milan |
| ax: 972-818-2924 | Tel: 86-186-6233-1526 | Tel: 886-2-2508-8600 | Tel: 39-0331-742611 |
| etroit | China - Wuhan | Thailand - Bangkok | Fax: 39-0331-466781 |
| lovi, MI | Tel: 86-27-5980-5300 | Tel: 66-2-694-1351 | Italy - Padova |
| el: 248-848-4000 | China - Xian | Vietnam - Ho Chi Minh | Tel: 39-049-7625286 |
| louston, TX | Tel: 86-29-8833-7252 | Tel: 84-28-5448-2100 | Netherlands - Drunen |
| el: 281-894-5983 | China - Xiamen | | Tel: 31-416-690399 |
| ndianapolis | Tel: 86-592-2388138 | | Fax: 31-416-690340 |
| loblesville, IN | China - Zhuhai | | Norway - Trondheim |
| el: 317-773-8323 | Tel: 86-756-3210040 | | Tel: 47-72884388 |
| ax: 317-773-5453 | | | Poland - Warsaw |
| el: 317-536-2380 | | | Tel: 48-22-3325737 |
| os Angeles | | | Romania - Bucharest |
| lission Viejo, CA | | | Tel: 40-21-407-87-50 |
| el: 949-462-9523 | | | Spain - Madrid |
| ax: 949-462-9608 | | | Tel: 34-91-708-08-90 |
| el: 951-273-7800 | | | Fax: 34-91-708-08-91 |
| aleigh, NC | | | Sweden - Gothenberg |
| el: 919-844-7510 | | | Tel: 46-31-704-60-40 |
| lew York, NY | | | Sweden - Stockholm |
| el: 631-435-6000 | | | Tel: 46-8-5090-4654 |
| San Jose, CA | | | UK - Wokingham |
| el: 408-735-9110 | | | Tel: 44-118-921-5800 |
| el: 408-436-4270 | | | Fax: 44-118-921-5820 |
| anada - Toronto | | | |
| el: 905-695-1980 | | | |
| ax: 905-695-2078 | | | |

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

ATWILC1000B-MU-T ATWILC1000B-UU-T ATWILC1000B-MU-Y ATWILC1000B-UU-Y

ПОСТАВКА ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru_6 moschip.ru 4 moschip.ru 9