14-Bit GMSL Deserializer with Coax or STP Cable Input

General Description

The MAX96708 is a compact deserializer especially suited for automotive camera applications. Features include adaptive equalization and an output crosspoint switch. An embedded control channel operates at 9.6kbps to 1Mbps in UART, I²C, and mixed UART/I²C modes, allowing programming of serializer, deserializer (SerDes), and camera registers, independent of video timing.

The deserializer can track data from a spreadspectrum serial input. The serial input meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 32-pin (5mm x 5mm) TQFN package with 0.5mm lead pitch and operates over -40°C to +115°C temperature range.

Applications

Automotive Camera Applications

Simplified Block Diagram



Ordering Information appears at end of data sheet.

Benefits and Features

- Ideal for Safety Camera Applications
 - Works with Low-Cost 50Ω Coax (100 Ω STP) Cable
 - Error Detection of Video/Control Data
 - High-Immunity Mode for Robust Control-Channel EMC Tolerance
 - Best-in-Class Supply Current: 185mA (max)
 - Adaptive Equalization for 15m Cable at Full Speed
 - 32-Pin (5mm x 5mm) TQFN Package
 - Horizontal- and Vertical-Sync Encoding and Tracking
- High-Speed Deserialization for Megapixel Cameras
 - Up to 1.74Gbps Serial-Bit Rate
 - 6.25MHz to 87MHz x 12-Bit + H/V Data
 - 36.66MHz to 116MHz x 11-Bit + H/V Data
- Multiple Modes for System Flexibility
 - 9.6kbps to 1Mbps Control Channel in UART,
 - I²C (with Clock Stretch), or UART-to-I²C Modes
 - 2:1 Input Mux for Camera Selection
 - 15 Hardware-Selectable I²C-Device Addresses
 - Pairs with Any Maxim GMSL Serializer
 - Crosspoint Switch Maps Data to any Output
- Reduces EMI and Shielding Requirements
 - Spread-Spectrum Serial-Input Tracking and Transfer to the Parallel Output
 - 1.7V to 1.9V Core and 1.7V to 3.6V I/O Supply
- Peripheral Features for System Verification
 - Built-In PRBS Receiver for BER Testing
 - Dedicated "Up/Down" GPI for Camera Frame Sync Trigger and Other Uses
- Meets AEC-Q100 Automotive Specification
 - -40°C to +115°C Operating Temperature Range
 - ±8kV Contact and ±15kV Air IEC 61000-4-2 and ISO 10605 ESD Protection



TABLE OF CONTENTS
General Description
Applications
Benefits and Features
Simplified Block Diagram
Absolute Maximum Ratings
Package Thermal Characteristics
32-Pin TQFN-EP
DC Electrical Characteristics
AC Electrical Characteristics
Typical Operating Characteristics
Pin Configuration
Pin Description
Functional Diagrams
Detailed Description
Serial Link Signaling and Data Format
Operating Modes
Video/Configuration Link
Single and Double Modes of Operation
HS/VS Encoding
Error Detection
Bus Widths
Forward Control Channel
Reverse Control Channel
UART Interface
I ² C Interface
Remote-End Operation
Clock-Stretch Timing
GPO/GPI Control
Adaptive Line Equalizer
Spread-Spectrum Tracking
Cable-Type Configuration and Input MUX
Crosspoint Switch
Shutdown/Sleep Modes
Configuration Link
Serialization Disable
Sleep Mode
Power-Down Mode
Link-Startup Procedure

14-Bit GMSL Deserializer with Coax or STP Cable Input

Register Map
seraddr (0x00)
desaddr (0x01)
invpinh (0x02)
invpinl (0x03)
main config (0x04)
eqtune (0x05)
hvsrc (0x06)
config (0x07)
lflt_en (0x08)
i2csrc (0x09, 0x0B)40
i2cdst (0x0A, 0x0C)
i2cconfig (0x0D)
det_thr (0x0E)
filt_track (0x0F)
rsvd_10 (0x10)
rsvd_11
underbst (0x12)
rsvd_13 (0x13)
aeq (0x14)
det_err (0x15)
prbs_err (0x16)
lf (0x17)
rsvd_18 (0x18)
rsvd_19 (0x19)
rsvd_1a (0x1A)
i2csel (0x1B)
rsvd_1c (0x1C)
aeq_bst (0x1D)
id (0x1E)
revision (0x1F)
rsvd (0x20 to 0x23)
crossbar (0x65 to 0x6B)
rsvd_96 (0x96)
rev_fast (0x97)
rsvd_98 (0x98)
rsvd_99 (0x99)
rsvd_9a (0x9A)

ABLE OF CONTENTS (CONTINUED)

TABLE OF CONTENTS (CONTINUED)	
 rsvd_9b (0x9B)	51
rsvd_9c (0x9C)	51
rsvd_9d (0x9D)	51
rsvd_9f (0x9F)	52
rsvd_a0 (0xA0)	52
rsvd_9e (0x9E)	52
rsvd_a1(0xA1)	53
rsvd_a2 (0xA2)	53
rsvd_a3 (0xA3)	53
rsvd_a4 (0xA4)	53
rsvd_a5 (0xA5)	54
rsvd_a6 (0xA6)	54
rsvd_c9 (0xC9)	54
rsvd_ca (0xCA)	55
rsvd_cb (0xCB)	55
rsvd_cc (0xCC)	55
rsvd_cd (0xCD)	56
rsvd_fd (0xFD)	56
rsvd_fe (0xFE)	56
rsvd_ff (0xFF)	56
Applications Information.	57
Parallel Interface	57
Bus Data Width	57
Bus Data Rates	57
Crossbar Switch	57
Crossbar Switch Programming	57
Recommended Crossbar Switch Programming Procedure.	57
Control-Channel Interfaces.	60
I ² C	60
I ² C Bit Rate	60
Software Programming of the Device Addresses	60
I ² C Address Translation.	60
Configuration Blocking	60
Cascaded/Parallel Devices	60
Dual μC Control	60
UART	61
Base Mode	61
UART Timing	61

14-Bit GMSL Deserializer with Coax or STP Cable Input

TABLE OF CONTENTS (CONTINUED)

UART-to-I ² C Conversion
UART Bypass Mode
Device Address
Cable Equalizer
ERRB Output
Auto-Error Reset
Board Layout
Power-Supply Circuits and Bypassing64
High-Frequency Signals
ESD Protection
Compatibility with Other GMSL Devices65
Device Configuration and Component Selection65
Internal Input Pulldowns
Multifunction Inputs
I ² C/UART Pullup Resistors
AC-Coupling Capacitors
Cables and Connectors
PRBS
GPI/GPO
Fast Detection of Loss-of-Lock
Providing a Frame Sync (Camera Applications)66
Entering/Exiting Sleep Mode
Typical Application Circuit
Ordering Information
Revision History

LIST OF FIGURES

Figure 1. Reverse Control-Channel Output Parameters	. 21
Figure 2. Test Circuit for Differential Input Measurement	. 22
Figure 4. Line Fault	. 22
Figure 3. Test Circuit for Single-Ended Input Measurement	. 22
Figure 5. Worst-Case Pattern Output	. 23
Figure 6. I ² C Timing Parameters	. 23
Figure 7. Output Rise-and-Fall Times	. 23
-igure 8. Deserializer Delay	. 24
Figure 9. GPI-to-GPO Delay	. 24

LIST OF FIGURES (CONTINUED)

Figure 10. Lock Time	. 24
Figure 11. Power-Up Delay	. 24
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit	. 25
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time	. 25
Figure 14. 24-Bit Mode Serial-Data Format.	. 27
Figure 15. 32-Bit Mode Serial-Data Format.	. 28
Figure 16. Coax Connection	. 30
Figure 17. Crosspoint-Switch Dataflow	
Figure 18. State Diagram	. 32
Figure 19. GMSL-UART Data Format for Base Mode	. 61
Figure 20. GMSL-UART Protocol for Base Mode	. 61
Figure 21. SYNC Byte (0x79)	. 61
Figure 22. ACK Byte (0xC3).	. 61
Figure 23. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHOD = 0)	. 62
Figure 24. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHOD = 1)	. 62
Figure 25. Human Body Model ESD Test Circuit	. 64
Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit	. 64
Figure 27. ISO 10605 Contact Discharge ESD Test Circuit	. 64

LIST OF TABLES

Table 1. Reverse Control-Channel Modes.	29
Table 2. Link-Startup Procedure	31
Fable 3. Output-Data Width Selection	57
Fable 4. Data-Rate Selection Table	57
Fable 5. Output Map (DBL = 0 or DBL = 1, First Word)	58
Fable 6. Output Map (DBL = 1, Second Word)	59
Table 7. Legend	59
Fable 8. Default-Device Address	63
Fable 9. Cable-Equalizer Boost Levels	63
Fable 10. Feature Compatibility	65
Table 11. Suggested Connectors and Cables for GMSL	66

14-Bit GMSL Deserializer with Coax or STP Cable Input

Absolute Maximum Ratings

AVDD to EP*	0.5V to +1.9V
DVDD to EP*	0.5V to +1.9V
IOVDD to EP*	0.5V to +3.9V
LMN_ to EP* (15mA current limit)	0.5V to +3.9V
IN_+, IN to EP*	0.5V to +1.9V
All Other Pins to EP*	0.5V to (IOVDD + 0.5V)V
IN_+, IN Short Circuit to Ground of	or SupplyContinuous

Operating Temperature Range	40°C to +115°C
Junction Temperature	+150°C
Storage Temperature Range	40°C to +150°C
Soldering Temperature (reflow)	+260°C
Continuous Power Dissipation T _A	= +70°C, 32-pin TQFN
(derate 34.5 mW/°C above +70°C.))2758.6mW
*EP connected to IC ground.	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

32-Pin TQFN-EP

PACKAGE CODE	T3255+8
Outline Number	<u>21-0140</u>
Land Pattern Number	<u>90-0013</u>
Thermal Resistance, Single Layer Board:	
Junction-to-Ambient (θ _{JA})	47
Junction-to-Case Thermal Resistance (θ_{JC})	1.7
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient (θ _{JA})	29
Junction-to-Case Thermal Resistance (θ_{JC})	1.7

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (GPI	, CXTP, I2CS	SEL, ADD_, HIM, PWDNB, MS)	L			
High-Level Input Voltage	V _{IH1}		0.65 x V _{IOVDD}			V
Low-Level Input Voltage	V _{IL1}				0.35 x V _{IOVDD}	V
Input Current	I _{IN1}	V _{IN} = 0 to V _{IOVDD}	-20		20	μA
SINGLE-ENDED OUTPUTS (D	OUT_, VS, ⊢	IS, DE, PCLKOUT)	u			
High-Level V _{OH}		I _{OH} = -2mA, DCS = 0	V _{IOVDD} - 0.3			V
	VOH1	I _{OH} = -2mA, DCS = 1	V _{IOVDD} - 0.2			v
Low-Level	Maria	I _{OL} = 2mA, DCS = 0			0.3	V
Output Voltage	V _{OL1}	I _{OL} = 2mA, DCS = 1			0.2	
High-Impedance Output Current	I _{OZ}	OUTENB = 1, V _{OUT} = 0V or V _{IOVDD}	-20		20	μA
	I _{OS}	DOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 3.0V to 3.6V	15	25	39	
		DOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 1.7V to 1.9V	3	7	13	
		DOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 3.0V to 3.6V	20	35	63	
		DOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 1.7V to 1.9V	5	10	21	0
Output Short-Circuit Current		PCLKOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 3.0V to 3.6V	15	33	50	mA
		PCLKOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 1.7V to 1.9V	5	10	17	
		PCLKOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 3.0V to 3.6V	30	54	97	
		PCLKOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 1.7V to 1.9V	9	16	32	

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
UART/I ² C and GENERAL-PUR	POSE I/Os	(RX/SDA, TX/SCL, GPIO_, ERRB, LOCK, LI	LTB) with (OPEN-DRAIN OUTP	UTS
High-Level Input Voltage	V _{IH2}		0.7 x V _{IOVDD}		V
Low-Level Input Voltage	V _{IL2}			0.3 x V _{IOVDD}	V
Input Current	I _{IN2}	V _{IN} = 0 to V _{IOVDD} (Note 2), RX/SDA, TX/SCL	-110	5	
	I _{IN}	V _{IN} = 0 to V _{IOVDD} (Note 2), GPIO_, ERRB, LOCK	-80	5	μA
Low-Level Open-Drain Output	Max	I _{OL} = 3mA, V _{IOVDD} = 1.7V to 1.9V		0.4	v
Voltage	V _{OL}	I_{OL} = 3mA, V_{IOVDD} = 3.0V to 3.6V		0.3	
Input Capacitance	C _{IN}	Each pin (Note 3)		10	pF
OUTPUTS FOR REVERSE CO	NTROL CHA	ANNEL (IN0+, IN0-, IN1+, IN1-)			
Differential High-Output Peak		Forward channel disabled, normal-immunity mode (Figure 1)	30	60	mV
Voltage (V _{IN+} - V _{IN-})	V _{RODH}	Forward channel disabled, high-immunity mode (Figure 1)	50	100	
Differential Low-Output Peak Voltage (V _{IN+} - V _{IN-})		Forward channel disabled, normal-immunity mode (Figure 1)	-60	-30	
	V _{RODL}	Forward channel disabled, high-immunity mode (Figure 1)	-100	-50	mV
Single-Ended High-Output		Forward channel disabled, normal-immunity mode (Figure 1)	30	60	mV
Peak Voltage	VROSH	V _{ROSH} Forward channel disabled, high-immunity mode (Figure 1)	50	100	
Single-Ended Low-Output		Forward channel disabled, normal-immunity mode (Figure 1)	-60	-30	mV
Peak Voltage	V _{ROSL}	Forward channel disabled, high-immunity mode (Figure 1)	-100	-50	

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIFFERENTIAL INPUTS (IN0+, I	N0-, IN1+,	IN1-)				
Differential High-Input Threshold Peak Voltage		Activity detector, medium threshold (0x22 D[6:5] = 01) (<u>Figure 2</u>)			60	mV
(V _{IN+} - V _{IN-})	V _{IDH(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (<u>Figure 2</u>)			49	
Differential Low-Input	M	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 2)	-60			mV
Threshold Peak Voltage (V _{IN+} - V _{IN-})	V _{IDL(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 2)	-49			
Input Common-Mode Voltage (V _{IN+} + V _{IN-})/2	V _{CMR}		1	1.3	1.6	V
Differential-Input Resistance (Internal)	RI		80	100	130	Ω
SINGLE-ENDED INPUTS (IN0+,	IN0-, IN1+,	IN1-)				
Single-Ended High-Input	M	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)			43	mV
Threshold Peak Voltage	V _{ISH(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)			33	
Single-Ended Low-Input		Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)	-43			
Threshold Peak Voltage	V _{ISL(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)	-33			mV
Input Resistance (Internal)	RI		40	50	65	Ω
LINE FAULT DETECTION INPUT	rs (LMN0,	LMN1)				
Short-to-Ground Threshold	V _{TG}	(Figure 4)			0.3	V
Normal Threshold	V _{TN}	(Figure 4)	0.57		1.07	V
Open Threshold	V _{TO}	(Figure 4)	1.45		V _{IO} + 0.06	V
Open-Input Voltage	V _{IO}	(Figure 4)	1.47		1.75	V
Short-to-Battery Threshold	V _{TE}	(Figure 4)	2.47			V

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLY	·					-
		f _{PCLKOUT} = 116MHz, BWS = 0, double output, AVDD + DVDD (1.9V)		95	115	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (1.9V) C _L = 5pF (DCS = 0) (Note 3)		22	25	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		31	35	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		44	49	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		63	70	
		f _{PCLKOUT} = 87MHz, BWS = 1, double output, IOVDD (1.9V), AVDD + DVDD (1.9V)		95	115	
Worst-Case Supply Current (Figure 5)	Iwcs	$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (1.9V), C _L = 5pF (DCS = 0) (Note 3)		17	19	
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		24	27	
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		33	36	
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		44	49	
		f _{PCLKOUT} = 58MHz, BWS = 0, single output, AVDD + DVDD (1.9V)		70	84	
		$f_{PCLKOUT}$ = 58MHz, BWS = 0, single output, IOVDD (1.9V), C _L = 5pF (DCS = 0) (Note 3)		11	13	
		$f_{PCLKOUT}$ = 58MHz, BWS = 0, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		15	18	

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY (continued)	•	•				
		$f_{PCLKOUT} = 58MHz$, BWS = 0, single output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		22	25	
		$f_{PCLKOUT} = 58MHz$, BWS = 0, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		30	34	
		f _{PCLKOUT} = 43.5MHz, BWS = 1, single output, AVDD + DVDD (1.9V)		70	84	
Worst-Case Supply Current (Figure 5) (continued)	lwcs	$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (1.9V), C _L = 5pF (DCS = 0) (Note 3)		8	10	mA
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		12	14	
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		16	18	
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		22	25	
Olaan Mada Ourahi Ourant		Wake-up receivers enabled		54	160	
Sleep-Mode Supply Current	Iccs	Wake-up receivers disabled		15	100	μA
Power-Down Supply Current	I _{CCZ}	PWDNB = low		15	100	μA
ESD PROTECTION						
		Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		±8		
		IEC 61000-4-2, R_D = 330 Ω , C_S = 150pF, Contact discharge		±10		
IN+, IN- (Note 4)	V _{ESD}	IEC 61000-4-2, R_D = 330 Ω , C_S = 150pF, Air discharge		±15		kV
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Contact discharge		±10]
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Air discharge		±30		
All Other Pins (Note 5)	V _{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		±4		kV
. ,		Machine Model	1	250		V

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS		ТҮР	MAX	UNITS					
PARALLEL CLOCK OUTPUT (PCLKOUT)											
		BWS = 1, DRS = 1, single output	6.25		12.5						
		BWS = 0, DRS = 1, single output	8.33		16.66						
Clock Frequency	f	BWS = 1, DRS = 0, single output	12.5		43.5	MHz					
Clock Frequency	^f PCLKOUT	BWS = 0, DRS = 0, single output	16.66		58						
		BWS = 1, DRS = 0, double output	25		87						
		BWS = 0, DRS = 0, double output	33.33		116						
Data Valid Before Clock	t	PCLKOUT and DOUT_, DCS = 1, C _L = 10pF or DCS = 0, C _L = 5pF, nonstaggered DOUT_	0.4T	0.5T		20					
	t _{DVB}	PCLKOUT and DOUT_, DCS = 1, C _L = 10pF or DCS = 0, C _L = 5pF, staggered DOUT_	0.35T	0.4T		ns					
Data Valid After Cleak		PCLKOUT and DOUT_, DCS = 1, C _L = 10pF or DCS = 0, C _L = 5pF, nonstaggered DOUT_	0.35T	0.4T							
Data Valid After Clock	10p	PCLKOUT and DOUT_, DCS = 1, C_L = 10pF or DCS = 0, C_L = 5pF, staggered DOUT_	0.3T	0.35T		ns					
Clock Jitter	.	RMS period jitter, spread off, 1.74Gbps PRBS pattern, UI = 1/f _{PCLKOUT,} DBL = 1, double output)		0.05		UI					
	tj	Period jitter; peak-to-peak, spread off, 1.74Gbps, PRBS pattern, UI = 1/f _{PCLKOUT} , DBL = 0, single output)		0.01							
I ² C/UART PORT TIMING											
I ² C/UART Bit Rate			9.6		1000	kbps					
Output Rise Time	t _R	30% to 70%, C _L = 10pF to 100pF, 1k Ω pullup to IOVDD	20		150	ns					
Output Fall Time t _F		70% to 30%, C _L = 10pF to 100pF, $1k\Omega$ pullup to IOVDD	20		150	ns					
I ² C TIMING (Figure 6)											
		Low f _{SCL} range: (I2CMSTBT = 010, I2CSLVSH = 10)	9.6		100						
SCL Clock Frequency	f _{SCL}	Mid f _{SCL} range: (I2CMSTBT 101, I2CSLVSH = 01)			400	kHz					
		High f _{SCL} range: (I2CMSTBT = 111, I2CSLVSH = 00)	>400		1000						

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS	
		f _{SCL} range, Low	4			
START Condition Hold Time	t _{HD:STA}	f _{SCL} range, Mid	0.6		μs	
		f _{SCL} range, High	0.26			
		f _{SCL} range, Low	4.7			
Low Period of SCL Clock	t _{LOW}	f _{SCL} range, Mid	1.3		μs	
		f _{SCL} range, High	0.5			
		f _{SCL} range, Low	4			
High Period of SCL Clock	tHIGH	f _{SCL} range, Mid	0.6		μs	
		f _{SCL} range, High	0.26			
		f _{SCL} range, Low	4.7			
Repeated START Condition Setup Time	t _{SU:STA}	f _{SCL} range, Mid	0.6		μs	
		f _{SCL} range, High	0.26			
		f _{SCL} range, Low	0			
Data Hold Time	^t HD:DAT	f _{SCL} range, Mid	0		ns	
		f _{SCL} range, High	0			
	t _{SU:DAT}	f _{SCL} range, Low	250			
Data Setup Time		f _{SCL} range, Mid	100		ns	
		f _{SCL} range, High	50			
		f _{SCL} range, Low	4			
Setup Time for STOP Condition	t _{SU:STO}	f _{SCL} range, Mid	0.6		μs	
Condition		f _{SCL} range, High	0.26			
		f _{SCL} range, Low	4.7			
Bus Free Time	t _{BUF}	f _{SCL} range, Mid	1.3		μs	
		f _{SCL} range, High	0.5			
		f _{SCL} range, Low		3.45		
Data Valid Time	t _{VD:DAT}	f _{SCL} range, Mid		0.9	μs	
		f _{SCL} range, High		0.45		
		f _{SCL} range, Low		3.45		
Data Valid Acknowledge Time	t _{VD:ACK}	f _{SCL} range, Mid		0.9	μs	
		f _{SCL} range, High		0.45	1	
		f _{SCL} range, Low		50		
Pulse Width of Spikes Suppressed	t _{SP}	f _{SCL} range, Mid		50	ns	
σαρριεσσεά		f _{SCL} range, High		50		
Capacitive load each bus line	CB			100	pF	

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics (continued)

 $(V_{DVDD} = V_{AVDD} = 1.7 \text{ to } 1.9\text{V}, V_{IOVDD} = 1.7\text{V} \text{ to } 3.6\text{V}, R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^{\circ}\text{C}$ to +115°C, Typical values are at, $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8\text{V}, T_A = +25^{\circ}\text{C}$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS					
SWITCHING CHARACTERISTICS (Note 3)											
		20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 1, C _L = 10pF	0.4		2.2						
PCLKOUT Rise-and-Fall Time	+_ +_	20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 0, C _L = 5pF	0.5		2.8						
(Figure 7)	t _{R,} t _F	20% to 80%, V _{IOVDD} = 3.0V to 3.6V, DCS = 1, C _L = 10pF	0.25		1.8	ns					
		20% to 80%, V _{IOVDD} = 3.0V to 3.6V, DCS = 0, C _L = 5pF	0.3		2						
		20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 1, C _L = 10pF	0.5		3.1						
Parallel Data Rise-and-Fall		20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 0, C _L = 5pF	0.6		3.8						
Time (Figure 7)	t _{R,} t _F	20% to 80%, V _{IOVDD} = 3.0V to 3.6V, DCS = 1, C _L = 10pF	0.3		2.2	ns					
		20% to 80%, V _{IOVDD} = 3.0V to 3.6V, DCS = 0, C _L = 5pF	0.4		2.4						
Deserializer Delay	t _{SD}	(Figure 8) (Note 6)			2160	Bits					
Reverse Control-Channel Output Rise Time	t _R	No forward-channel data transmission	180		400	ns					
Reverse Control-Channel Output Fall Time	t _F	No forward-channel data transmission	180		400	ns					
GPI-to-GPO Delay	t _{GPIO}	Deserializer GPI to serializer GPO (Figure 9)			350	μs					
Look Time (Note 2)	t	(Figure 10) AEQ on			1.6						
Lock Time (Note 3)	tlock	(Figure 10) AEQ off		1		– ms					
Power-Up Time	t _{PU}	(Figure 11)			6.5	ms					
Active Output to High-Imped- ance Time	tOAZ	(Figure 12, Figure 13) CC write OUTENB =1			250	ns					
Active High-Impedance to Output Time	toza	(Figure 12, Figure 13) CC write OUTENB =0			250	ns					

Note 1: Limits are 100% production tested at $T_A = +115^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and characterization, unless otherwise noted.

Note 2: I_{IN} min is due to voltage drop across the internal pullup resistor.

Note 3: Not production tested. Guaranteed by design.

Note 4: Specified pin to ground.

Note 5: Specified pin to all supply/ground.

Note 6: Measured in serial link bit times. Bit time = $1/(30 \times f_{PCLKOUT})$ for BWS = GND. Bit time = $1/(40 \times f_{PCLKOUT})$ for BWS = 1.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Typical Operating Characteristics

 $(V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25^{\circ}C, unless otherwise noted.)$





SUPPLY CURRENT vs. PIXEL CLOCK FREQUENCY (BWS = 1) 100 PRBS ON, COAX MODE EQ ON DBL = 1 90 SUPPLY CURRENT (mA) 80 DBL = 0 70 60 50 EQ OFF 40 10 30 50 90 70 PIXEL CLOCK FREQUENCY (MHz)



4.3dB EQ

30

40

NO EQ

BER CAN BE AS LOW AS 10-12 FOR CABLE LENGTHS LESS THAN 15m

10

20

COAX CABLE LENGTH (m)

10

0

0

14-Bit GMSL Deserializer with Coax or STP Cable Input

DOUT10/I2CSEL DOUT8/ADD2 DOUT9/ADD3 DOUT6/ADD0 DOUT7/ADD1 DOUT5/HIM PCLKOUT TOP VIEW 17 24 21 20 23 22 19 18 25 DOUT4 16 DOUT11/CXTP/DE 26 15 DOUT3 DOUT12/HS 14 DOUT13/VS PWDNB 27 28 13 DVDD LFLTB **MAX96708** 29 12 DOUT2 LOCK 11 DOUT1 30 ERRB 31 10 DOUT0 TX/SCL 9 32 RX/SDA MS 1 2 3 4 5 6 7 8 AVDD GPI LMN1 N⁺ N⁻ +0NI -0NI LMN0 TQFN (5mm x 5mm)

Pin Configuration

14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
POWER				
5	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to AVDD.		Power
13	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to DVDD.		Power
22	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to IOVDD.		Power
EP	_	Exposed Pad. EP is internally connected to device ground. Must connect EP to the PCB ground plane through a via array for proper thermal and electrical performance.		Power
HIGH-SPEEI	DIGITAL			
High-Speed	Digital / Multifun	ction		
14	DOUT13/VS	Parallel-Data/Vertical-Sync Output. Defaults to parallel-data output on power-up. Vertical-sync output when HS/VS encoding is enabled.	IOVDD	Digital
15	DOUT12/HS	Parallel-Data/Horizontal-Sync Output. Defaults to parallel-data output on power-up. Horizontal-sync output when HS/VS encoding is enabled.	IOVDD	Digital
16	DOUT11/ CXTP/DE	Parallel-Data Output/Cable-Type Input/Data-Enable Output with internal pulldown to EP. CX/TP is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel/data-enable output after power-up. Connect CXTP to IOVDD with a $30k\Omega$ resistor to set high (coax mode), or leave open to set low (twisted-pair mode).	IOVDD	Digital
17	DOUT10/ I2CSEL	Parallel-Data Output/I ² C-Select Input with Internal Pulldown to EP. I2CSEL is latched at power-up, or when resuming from power- down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect I2CSEL to IOVDD with a $30k\Omega$ resistor to set high (I ² C interface), or leave open to set low (UART interface).	IOVDD	Digital
18	DOUT9/ ADD3	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD3 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD3 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
19	DOUT8/ ADD2	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD2 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD2 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital

14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
20	DOUT7/ ADD1	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD1 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD1 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
23	DOUT6/ ADD0	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD0 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD0 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
24	DOUT5/HIM	Parallel-Data Output/High-Immunity Mode Input with Internal Pulldown to EP. HIM input latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel- data output after power-up. Connect HIM to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low. HIGHIMM in the serializer must be set to the same value.	IOVDD	Digital
High-Speed	Digital / Single F	unction	I	
21	PCLKOUT	Parallel-Clock Output. Provides timing signal to latch parallel-data outputs to the input of another device.	IOVDD	Digital
25	DOUT4	Parallel-Data Output	IOVDD	Digital
26	DOUT3	Parallel-Data Output	IOVDD	Digital
29	DOUT2	Parallel-Data Output	IOVDD	Digital
30	DOUT1	Parallel-Data Output	IOVDD	Digital
31	DOUT0	Parallel-Data Output	IOVDD	Digital
LINE FAULT				
2	LMN1	Line-Fault Monitor Input 1 (see Figure 4)		Analog
8	LMN0	Line-Fault Monitor Input 0 (see Figure 4)		Analog
28	LFLTB	Line-Fault Output. LFLTB is active low, and has a $60k\Omega$ internal pullup to IOVDD. LFLTB low indicates a line-fault condition at LMN0, or LMN1. LFLTB is output high when PWDNB is low.	IOVDD	Digital
OTHER PINS	;			
1	GPI	General-Purpose Input with Internal Pulldown to EP. Serializer GPO (or INT) output follows the state of the GPI.	IOVDD	Digital
3	IN1+	Noninverting CML Serial-Data Input 1. Coax input when CXTP is high.		
4	IN1-	Inverting CML Serial-Data Input 1		
6	IN0+	Noninverting CML Serial-Data Input 0. Coax input when CXTP is high.		
7	IN0-	Inverting CML Serial-Data Input 0		
9	RX/SDA	Receive/Serial Data. Input/output with internal $30k\Omega$ pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's UART. In I ² C mode, RX/SDA is the SDA input/output of the serializer's I ² C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.	IOVDD	Digital

14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
10	TX/SCL	Transmit/Serial Clock. Input/output with internal $30k\Omega$ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's UART. In I ² C mode, TX/SCL is the SCL input/output of the serializer's I ² C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.	IOVDD	Digital
11	ERRB	Error Output. Active-low, open-drain video data error output with internal pullup to IOVDD. ERRB goes low when decoding errors during normal operation exceed a programmed threshold, or when at least one PRBS error is detected during a PRBS test. ERRB is output high when PWDNB is low.	IOVDD	Digital
12	LOCK	Lock Output. Open-drain output with internal pullup to IOVDD. LOCK high indicates PLLs are locked with correct serial-word boundary alignment. LOCK low indicates PLLs are not locked, or incorrect serial-word boundary alignment. LOCK is low when the configuration link is active. LOCK is output high when PWDNB is low.	IOVDD	Digital
27	PWDNB	Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDNB low to enter power-down mode to reduce power consumption.	IOVDD	Digital
32	MS	Mode-Select Input with Internal Pulldown to EP. Set MS low to select base mode. Set MS high to select bypass mode.	IOVDD	Digital

Functional Diagrams





Figure 1. Reverse Control-Channel Output Parameters



Figure 2. Test Circuit for Differential Input Measurement



Figure 3. Test Circuit for Single-Ended Input Measurement



Figure 4. Line Fault







Figure 6. I²C Timing Parameters



Figure 7. Output Rise-and-Fall Times



Figure 8. Deserializer Delay







Figure 10. Lock Time



Figure 11. Power-Up Delay



Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit



Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time

14-Bit GMSL Deserializer with Coax or STP Cable Input

Detailed Description

The MAX96708 deserializer is a compact device with features especially suited for automotive camera applications. The device operates at a variety of output widths and word rates up to a total serial-data rate up to 1.75Gbps. Two modes offer a 116MHz parallel clock rate with 11 bits of video data or 87MHz parallel clock rate with 14 bits of video data. An embedded 9.6kbps to 1Mbps control channel programs the serializer, deserializer, and any attached UART or I²C peripherals.

To promote safety applications, the device features CRC protection of video data. In addition, high-immunity mode reduces the effects of bit errors corrupting communication. Automatic equalization, along with a PRBS tester, allow for in-system optimization of the link.

This device operates over the -40°C to +115°C automotive temperature range.

Serial Link Signaling and Data Format

The serializer scrambles the input parallel data and combines this with the forward control data. The data is then encoded for transmission and output as a single bitstream at several times the input word rate (depending on bus width). The deserializer receives the serial data and recovers the clock signal. The data is then deserialized, decoded, and descrambled into parallel output data and forward control data.

Operating Modes

The GMSL devices are configurable to operate in many modes, depending on the application. These modes allow for a more efficient use of serial bandwidth. Most of these settings are set during system design and are configured using the external configuration pins, or through register bits.

Video/Configuration Link

In normal operation, the serializer runs in video-link mode (SEREN = 1) with video data and control data sent across the serial link. Set SEREN = 0 in the serializer to turn off serialization. The serializer powers up in video-link mode, and requires a valid PCLK for operation.

The configuration link is available to set up the serializer, deserializer, and peripherals when PCLK is not available.

Set SEREN = 0 and CLINK = 1 in the serializer to enable the configuration link (SEREN = 1 forces the serializer into video-link mode). Once PCLK has been established, turn on the video link (SEREN = 1).

By default, video-link mode requires a valid PCLK for operation. Set AUTO_CLINK bit = 1 (if supported), and SEREN = 1 in the serializer to automatically switch between the video link and configuration link whenever PCLK is not present.

Single and Double Modes of Operation

Single-/double-mode operation configures the available 1.74Gbps bandwidth into a variety of widths and word rates. Single-mode operation is compatible with all GMSL devices, and serializes one parallel word for each serial word. Double mode serializes two half-width parallel words for each serial word, and results in a 2x increase in parallel word-rate range (compared to single mode). Set DBL = 0 for single-mode operation and DBL = 1 for double-mode operation.

HS/VS Encoding

By default, GMSL assigns a video bit slot to HSYNC, VSYNC, and DE (if used). With HS/VS encoding, the device instead encodes special packets to sync signals to free up additional video bit slots. Set HVEN = 1 to turn on HS/VS encoding (DE, if enabled uses up a video bit). HS/VS encoding requires that HSYNC, VSYNC, and DE (if used) remain high during the active video, and low during the blanking period. Use HS/VS inversion when using reverse-polarity sync signals.

Error Detection

The serial link's 8b/10b encoding/decoding, and 1-bit parity detect bit errors that occur on the serial link. An optional 6-bit CRC check is available at the expense of 6 video bits. To activate 6-bit CRC mode, set $PXL_CRC = 1$ in the remote-side device first, and then in the local-side device. When using 6-bit CRC mode, the available internal bus width is reduced by 6 bits in single-input mode (DBL = 0) and 3 bits in double-input mode (DBL = 1). Note that the input bus width may already have been reduced due to pin availability of the serializer or deserializer; thus, the reduction of bandwidth from CRC may not be visible (see Table 3).

14-Bit GMSL Deserializer with Coax or STP Cable Input

Bus Widths

The serial link has multiple bus-width settings that determine the parallel bus width and the resulting parallel word rate. The serial link operates to a maximum serial bit rate of 1.74Gbps. The BWS bit determines if each serial packet is 30 or 40 bits long, which translates to a maximum serial packet rate; thus, a maximum parallel word rate of 58MHz or 43.5MHz when BWS = 0 or 1, respectively. Decoding translates the 30- or 40-bit serial packets into 24, or 32 parallel bits. One bit is used for parity, while a second is reserved for the control channel. An additional 6 bits is used during optional 6-bit CRC. In addition, double mode splits the remaining word size in

half if used. The remaining bits can be used for video bits minus any sync bits if HV encoding is not used.

Note: The following modes list the internal bus widths. The number of available input and output pins may limit the actual bus width available.

24-Bit Mode (Figure 14)

When BWS = 0, the 30-bit serial packet corresponds with three 8b/10b symbols, representing 24 bits (24-bit mode). After parity and control channel, this leaves 16/22 bits of video data if CRC is/is not used (single mode), or 8/11 bits of video data if CRC is/is not used (double mode).



Figure 14. 24-Bit Mode Serial-Data Format

14-Bit GMSL Deserializer with Coax or STP Cable Input

32-Bit Mode (Figure 15)

When BWS = 1 the 40-bit serial packet corresponds with four 8b/10b symbols, representing 32 bits (32-bit mode). After parity and control channel, this leaves 24/30 bits of video data if CRC is/is not used (single mode), or 12/15 bits of video data if CRC is/is not used (double mode).



Figure 15. 32-Bit Mode Serial-Data Format

14-Bit GMSL Deserializer with Coax or STP Cable Input

Control Channel and Register Programming

The control channel sends I²C or UART information across the serial link for control of the serializer, deserializer, and any attached peripherals. The control channel is multiplexed onto the serial link and is available with or without the video channel.

Forward Control Channel

Control data sent from the serializer to the deserializer is sent on the forward control channel. The data is encoded as one of the serial bits in the forward high-speed link. After deserialization, the forward control-channel data is extracted from the serial link. The forward control-channel bandwidth exceeds the maximum external control data rate, and all data sent on the forward control channel appears on the remote side after transmission delay of a few bit times.

Reverse Control Channel

Control data sent from the deserializer to the serializer is sent on the reverse control channel. The data is encoded as a series of 1µs pulses, with a maximum raw data rate of 1Mbps. High-immunity mode is available to increase the robustness of the reverse control channel at a reduced raw bit rate of 500kbps (<u>Table 1</u>). In high-immunity mode, set HPFTUNE = 00 in the deserializer when the serial bit rate is larger than 1Gbps. Setting the REV_FAST bit = 1 increases this rate back to 1Mbps. In I²C mode, when the input data rate (after encoding) exceeds the reverse data rate, the input clock is held through clock stretching to slow the external clock to match the internal bit rate.

UART Interface

The UART interface, compatible with all GMSL devices, sends commands from device to device through several UART packets. Set I2CSEL = 0 to set the device to use UART protocol.

I²C Interface The serial link of

The serial link connects the serializer and deserializer l^2C interfaces together through the control channel. When an l^2C master sends a command to one side of the link (local side) the control channel forwards this information to and from the other side of the link (remote side), allowing a single microcontroller to configure the serializer, deserializer, and peripherals. The microcontroller can be located on the serializer side (display applications) and the deserializer side (camera applications). Dual- μ C operations are supported as long as a software-arbitration method is used. The serial link assumes that only one microcontroller is talking at any given time.

Remote-End Operation

When an I²C master initiates communication on the local slave device (the serializer/deserializer directly connected to the master), the remote-side device acts as a master device that sends data forwarded from the local-side device, and forwards any data received from peripherals attached to the remote-side device. This remote-side master device operates according to the timing settings in the I²C Master setting register. Set the master settings to match the timing settings used by the external microcontroller.

Clock-Stretch Timing

The I²C interface uses clock stretching to allow time for data to be forwarded across the serial link. The master microcontroller, along with any attached peripherals, must accept clock stretching of the GMSL devices.

GPO/GPI Control

GPO on the serializer follows GPI transitions on the deserializer. This GPO/GPI function can be used to transmit signals such as a frame sync in a surround-view camera system (see the *Providing a Frame Sync (Camera Applications)* section).

HIM PIN SETTING	REVFAST BIT	REVERSE CONTROL- CHANNEL MODE	MAX UART/I ² C BIT RATE (kbps)
Low	х	Legacy reverse control- channel mode (compatible with all GMSL devices)	1000
	0	High-immunity mode	500
High	1	Fast high-immunity mode (requires serial-data rate > 1.25Gbps)	1000

Table 1. Reverse Control-Channel Modes

X = Don't care.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Adaptive Line Equalizer

The deserializer includes an adaptive line equalizer to compensate for higher cable attenuation at higher frequencies. The cable equalizer has 12 levels of compensation to handle up to 30m coax and 15m STP cable lengths. At initial lock, the adaptive equalizer selects the optimum compensation level. The device can be programmed to re-adapt periodically, or manually to compensate for any significant changes in the transmission environment.



Figure 16. Coax Connection

Spread-Spectrum Tracking

The deserializer can track a spread input clock, eliminating the need for multiple spread clocks.

Cable-Type Configuration and Input MUX

The driver inputs are programmable for two kinds of cable: 100Ω twisted pair and 50Ω coax (contact the factory for devices compatible with 75Ω cables). In coax mode, connect IN0+ to OUT+ of the serializer. Connect IN1+ to OUT+ of the second serializer. Control-channel data is sent to the serializer selected with the GMSL_IN_SEL bit. Leave all unused IN_ pins unconnected, or connect them to ground through 50Ω and a capacitor for increased power-supply rejection. If OUT- is not used, connect OUT- to V_{DD} through a 50Ω resistor (Figure 16). When there are μ Cs at the serializer, and at each deserializer, only one μ C can communicate at a time. Disable forward and reverse channel links according to the communicating deserializer connection to prevent contention in I²C-to-I²C mode.

Crosspoint Switch

The crosspoint switch routes data between the parallel input/output and the SerDes (Figure 17). The anything-to-anything routing assures the mapping between the video source and destination.



Figure 17. Crosspoint-Switch Dataflow

14-Bit GMSL Deserializer with Coax or STP Cable Input

Shutdown/Sleep Modes

Several sleep and shutdown modes are available when full operation is not needed.

Configuration Link

When the high-speed video link is not needed, or unavailable, a configuration link can be used in its place. In configuration-link mode, the parallel-digital input/output is disabled, the LOCK pin remains low, and the serial link internally generates its own clock, to allow full operation of the control channel (UART/I²C and GPIO).

Serialization Disable

When the serial link is not needed, such as when downstream devices are powered off, the user can disable serialization. In this mode, all forward communication is shut down. The user can reenable serialization either locally or through the reverse channel.

Sleep Mode

To reduce power consumption further, the devices can be put into sleep mode. In this mode, all registers keep their programmed values, and all functions in the device are powered down except for the wake-up detectors on the local I²C/UART interface, and the serial link. Any activity seen by the wake-up detectors temporarily turns on the control-channel interface. During this time, a microcontroller can command the device to exit sleep mode. See the <u>Entering/Exiting Sleep Mode</u> section.

Power-Down Mode

The lowest power-consumption mode is power-down mode. In this mode, all functions are powered down, and all register values are lost.

Link-Startup Procedure

<u>Table 2</u> lists the startup procedure for image-sensing applications. The control channel is available after the video link or the configuration link is established. If the deserializer powers up after the serializer, the control channel becomes unavailable until 2ms after power-up.

NO.	MC	SERIALIZER	DESERIALIZER
_	μC connected to deserializer.	Set all configuration inputs.	Set all configuration inputs.
1	Powers up. Wait t _{PU} .	Powers up and loads default settings. Establishes video link when valid PCLK available.	Powers up and loads default settings. Locks to video-link signal if available.
1a	(If no PCLK) Programs CLINKEN, SEREN, and/or AUTOCLINK bits. Wait 5ms after each command.	Establishes configuration link.	Locks to config link if available.
1b	(If not locked) Sets any additional configuration bits that are mismatched between serializer and deserializer (e.g BWS, CX/TP). Wait 5ms for lock after each command.	Configuration changed. Reestablishes configuration/ video link if needed.	Configuration changed. Locks to configuration/video link.
2	Sets Register 0x07 configuration bits in the serializer (DBL, BWS, PXL_CRC, etc.). Wait 2ms.	Configuration changed. Reestablishes config/video link if needed	Loss of lock may occur.
3	Sets Register 0x07 configuration bits in the deserializer (DBL, BWS, PXL_CRC, etc.). Wait 5ms for lock to re-establish.	_	Configuration changed. Locks to configuration/video link.
4	Writes rest of serializer/deserializer configuration bits.	Configuration changed.	Configuration changed.
5	Writes camera/peripheral configuration bits.	Forwards commands from μ C to serializer.	Forwards commands to cam- era/peripherals.
5a	If in configuration link: When PCLK is available, set SEREN = 1. Wait 5ms for lock.	Enables video link.	Locks to video link.

Table 2. Link-Startup Procedure



Figure 18. State Diagram

14-Bit GMSL Deserializer with Coax or STP Cable Input

Register Map

0x00 seraddr SERADDR(6:0) RSVD 0x01 desaddr DESADDR(6:0) CFG- BLOCK 0x02 invpinh INVPINH(5:0) SRNG[1:0] 0x04 main config LOCKED OUTENB PRBSEN SLEEP INTYPE[1:0] REVCCEN/PWDCCEN 0x05 eqtune IIC DCS HVTR_ MODE EN_EQ EQTUNE[3:0] EVENE/PX0CEN/PWDCCEN 0x06 hvsrc HIGHIMM RSVD RSVD RSVD HVEN CXTP PX1_CCEN/PVDCCEN 0x06 hvsrc HIGHIMM RSVD	OFFSET	NAME	MSB							LSB
0x01desadorDEXADUR(5:0)DEXADUR(5:0)BLOCK0x02invpinlINVPINIT[5:0]NRVC[1:0]NRV[1:0]0x04main confligLOCKEDOUTENBPRBSENSLEEPINTTYPE[1:0]REVCCEN FWDCCEN0x05eqtuneMETHODDCSMVTR MODEEN_EQINTTYPE[1:0]REVCEN FWDCEN0x06hvsrcHIGHIMMRSVDRSVDRSVDRSVDRSVDHV_SRC[2:0]0x06hvsrcHIGHIMMRSVDRSVDRSVDRSVDRSVDHVENCXTPPXLCRC0x08fift_onLFLT_EN POSLFLT_EN POSLFLT_EN POSGPL_ENDISSTAGERR_RSTRSVDRSVDRSVD0x08I2csrc AI2C_CSC ACGKI2C_SRC_B[6:0]IRSVDRSVDRSVDRSVDRSVD0x00i2cconflig $12C_LOCACGKI2C_SCV_SH[1:0]I2C_MST_BT[2:0]I2C_SLV_T0[1:0]RSVD0x00i2cconflig12C_LOCACGKFILTFILTFILTRSVDRSVDRSVD0x01rsvd_10RSVD[1:0]RSVD[1:0]RSVD[1:0]RSVD[1:0]RSVDRSVD0x11rsvd_11RSVDRSVDRSVDRSVD[1:0]RSVD[1:0]RSVD[1:0]0x12underbstBST_DETENRSVDRSVDRSVDRSVD[1:0]RSVD0x11rsvd_13RSVDRSVDRSVDRSVD[1:0]RSVD[1:0]RSVD[1:0]0x13rsvd_13RSVDRSVDRSVDRSVD$	0x00	seraddr			SI	ERADDR[6:	0]		1	RSVD
0x03 invpini INVPINL[7:0] INVPINL[7:0] REVCEN[PWDCCEN] 0x04 main config LOCKED OUTENB PRBSEN SLEEP INTTYPE[1:0] REVCEN[PWDCCEN] 0x05 eqtune IZC_ DCS HVTR_ EN_EQ EQTUNE[3:0] 0x06 hvsrc HIGHIMM RSVD RSVD RSVD HVEN CXTP PXL_CRC 0x08 ifft_on IFLT_ENL IFLT_ENL GPL_EN DISSTAG ERS_RSVD RSVD RSVD RSVD 0x08 ifft_on IZC_STC A IZC_STC_B(6:0) RSVD RSVD 0x04 iZcsrc A IZC_ST_SE(6:0) RSVD RSVD 0x00 iZcsrc B IZC_LOC_ IZC_ST_B(6:0) RSVD 0x001 iZcscoffg IZC_LOC_ IZC_ST_B(6:0) RSVD RSVD 0x005 filt_track GMSL_IN EN_DE_ FILT DE_N_THR[7:0] IZC_SIV_TO[1:0] RSVD 0x10 rsvd_10 RSVD[1:0] RSVD RSVD	0x01	desaddr		DESADDR[6:0]						
0x04 main config LOCKED OUTENB PRBSEN SLEEP INTTYPE[1:0] REVCEN/FWDCCEN 0x05 eqtune M2C- METHOD DCS MVTR_ MODE EN_EQ EUTUNE[3:0] INTTYPE[1:0] REVCEN/FWDCCEN 0x06 hvsrc HIGHIMM RSVD RSVD RSVD RSVD HV_EN CXTP PXL_CRC 0x08 fift_en LFLT_EN POS LFLT_EN NEG GPL_EN DISSTAG ERR_RST RSVD	0x02	invpinh			INVPIN	NH[5:0]			SRN	G[1:0]
0x05 eqtune I2C METHOD MCDE DCS MODE HVTR MODE EN_EQ EQTUNE[3:0] 0x06 hvsrc HIGHIMM RSVD RSVD RSVD RSVD HV_SRC[2:0] 0x07 config DBL DRS BWS ES RSVD HVEN CXTP PXL_CRC 0x08 Ifft_en LFLT_EN_POS CFLT_EN_NEG GPL_EN DISSTAG ERR_RST RSVD RSVD RSVD 0x08 I2csrc A I2C_SRC_A[6:0] RSVD RSVD 0x08 i2csrc B I2C_SRC_B[6:0] RSVD 0x00 i2cdst B I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x01 i2cconfig I2C_SLV_SH[1:0] I2C_SLV_TO[1:0] RSVD 0x05 filt_track GMSL_IN SEL FILT FILT FILT EN_VS_S DE_EN HTRACK VTRACK PRBS_ TYPE 0x10 rsvd_11 RSVD[1:0] RSVD[3:0] RSVD RSVD 0x12 underbst BST_DET_ RST_RER	0x03	invpinl				INVPI	NL[7:0]			
0x0beqtuneMETHODDCSMODEEN_EQEN_EQEUTUNE[3:0]0x06hvsrcHIGHIMMRSVDRSVDRSVDRSVDHVENCXTPPXL_CRC0x07configDBLDRSBWSESRSVDHVENCXTPPXL_CRC0x08lff_enIFUT_EN POSIFUT_EN POSIZC_SRC_A[6:0]RSVDRSVDRSVDRSVDRSVD0x08iZcsrc A	0x04	main config	LOCKED	OUTENB	PRBSEN	SLEEP	INTTY	PE[1:0]	REVCCEN	FWDCCEN
$\begin{array}{ c c c c c c } \hline 0x07 & config & DBL & DRS & BWS & ES & RSVD & HVEN & CXTP & PXL_CRC \\ \hline 0x08 & Ifft_en & L^{FLT_EN} & L^{FLT_EN} & GPI_EN & DISSTAG & ERR_RST & RSVD & RSVD[1:0] \\ \hline 0x09 & Izcsrc A & IzC_SRC_A[6:0] & IzC_SRC_A[6:0] & RSVD \\ \hline 0x0A & Izcdst A & IzC_SRC_B[6:0] & RSVD \\ \hline 0x0B & Izcsrc B & IzC_SRC_B[6:0] & RSVD \\ \hline 0x0C & Izcdst B & IzC_SC_SRC_B[6:0] & RSVD \\ \hline 0x0C & Izcdst B & IzC_SC_SRC_B[6:0] & RSVD \\ \hline 0x0C & Izcdst B & IzC_SC_SRC_B[6:0] & IzC_ST_B[6:0] & RSVD \\ \hline 0x0D & Izcconfig & IzC_LOC & IzC_SV_SF[1:0] & IzC_MST_BT[2:0] & IzC_SU_TO[1:0] \\ \hline 0x0B & det_thr & IzC_SC_B[6:0] & RSVD \\ \hline 0x0F & filt_track & GMSL_IN & EN_DE & EN_VS & DIS_S & RSVD \\ \hline 0x10 & rsvd_10 & RSVD[1:0] & RSVD & RSVD & RSVD[3:0] & RSVD \\ \hline 0x11 & rsvd_11 & RSVD[1:0] & RSVD & RSVD \\ \hline 0x12 & underbst & BST_DET & RSVD \\ \hline 0x13 & rsvd_13 & RSVD & RSVD & RSVD & RSVD \\ \hline 0x14 & aeq & AEQ & AEQ & AEQ & MAN & RSVD \\ \hline 0x15 & det_err & DET_SERR[7:0] & RSVD[4:0] & RSVD[4:0] \\ \hline 0x16 & drb_err & DET_RR[7:0] & RSVD[4:0] & RSVD[4:0] \\ \hline 0x17 & If & RSVD & RSVD & RSVD & RSVD \\ \hline 0x18 & rsvd_18 & RSVD & RSVD & RSVD & RSVD[7:0] & RSVD[4:0] \\ \hline 0x18 & rsvd_19 & RSVD & RSVD & RSVD[7:0] & RSVD[7:0] \\ \hline 0x18 & rsvd_18 & RSVD & RSVD & RSVD[7:0] & IZCSEL & RSVD \\ \hline 0x16 & rsvd_11 & RSVD & RSVD & RSVD & RSVD[7:0] & LF_POS[1:0] \\ \hline 0x18 & rsvd_12 & RSVD & RSVD & RSVD & RSVD[7:0] & LF_POS[1:0] \\ \hline 0x18 & rsvd_18 & RSVD & RSVD & RSVD & RSVD[7:0] & IZCSEL & RSVD \\ \hline 0x16 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD[7:0] & LF_POS[1:0] \\ \hline 0x17 & If & RSVD & RSVD & RSVD & RSVD & RSVD[7:0] & LF_POS[1:0] \\ \hline 0x18 & rsvd_18 & & RSVD & RSVD & RSVD & RSVD[7:0] & IZCSEL & RSVD & RSVD \\ \hline 0x16 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x17 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x18 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x16 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x17 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x16 & rsvd_16 & RSVD & RSVD & RSVD & RSVD & RSVD & RSVD \\ \hline 0x1$	0x05	eqtune		DCS		EN_EQ		EQTU	NE[3:0]	
0x08 Hit_en LFLT_EN POS LFLT_EN NEG GPI_EN DISSTAG ERR_RST RSVD RSVD[1:0] 0x08 i2csrc A I2c_SRC_A[6:0] RSVD RSVD 0x08 i2csrc B I2C_SRC_A[6:0] RSVD 0x00 i2csrc B I2C_SRC_B[6:0] RSVD 0x00 i2csrc B I2C_SLV_SRC_B[6:0] RSVD 0x00 i2cconfig I2C_LOC_ACK I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x01 i2cconfig I2C_LOC_ACK I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x02 det_thr DET_THR[7:0] DE_EN HTRACK VTRACK PRBS_TYPE 0x10 rsvd_10 RSVD[1:0] RSVD RSVD RSVD RSVD RSVD 0x11 rsvd_11 RSVD RSVD RSVD RSVD RSVD RSVD RSVD 0x13 rsvd_13 RSVD RSVD RSVD RSVD RSVD I2C_SL RSVD I2C_SL I2C_SL I2C_SL<	0x06	hvsrc	HIGHIMM	RSVD	RSVD	RSVD	RSVD	ŀ	HV_SRC[2:0	0]
0x00 Int_eff POS NEG GP_EN DISTAG ERK_RST RSVD RSVD 0x09 i2csrc A ::::::::::::::::::::::::::::::::::::	0x07	config	DBL	DRS	BWS	ES	RSVD	HVEN	CXTP	PXL_CRC
0x0A i2cdst A I2c_DST_A[6:0] RSVD 0x0B i2csrc B I2c_SRC_B[6:0] RSVD 0x0C i2cdst B I2C_LOC_ACK I2C_DST_B[6:0] RSVD 0x0D i2cconfig I2C_LOC_ACK I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x0E det_thr DET_THR[7:0] I2C_SLV_TO[1:0] RSVD RSVD 0x10 rsvd_10 RSVD[1:0] RSVD RSVD[3:0] RSVD RSVD 0x11 rsvd_11 RSVD RSVD[1:0] RSVD RSVD[1:0] RSVD RSVD 0x11 rsvd_11 RSVD RSVD RSVD[1:0] RSVD RSVD RSVD 0x11 rsvd_13 RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD 0x13 rsvd_13 RSVD R	0x08	lflt_en			GPI_EN	DISSTAG	ERR_RST	RSVD	RSV	D[1:0]
0x0B i2csrc B I2C_SRC_B[6:0] RSVD 0x0C i2cdst B I2C_LOC_ I2C_DST_B[6:0] RSVD 0x0D i2cconfig I2C_LOC_ I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x0F det_thr C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] I2C_SLV_TO[1:0] 0x0F filt_track GMSL_IN_SEL EN_DE_FILT EN_VS_FILT DE_EN HTRACK VTRACK PRBS_TYPE 0x10 rsvd_10 RSVD[1:0] RSVD RSVD[3:0] RSVD[1:0] RSVD RSVD[1:0] RSVD RSVD[1:0] RSVD RSVD RSVD[1:0] RSVD RS	0x09	i2csrc A			120	C_SRC_A[6	:0]			RSVD
0x0C i2c_dst B I2C_LOC_ACK I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x0E det_thr DET_THR[7:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] I2C_SLV_TO[1:0] 0x0F filt_track GMSL_IN_SEL FILT_FILT_ FILT_FILT_ DE_N HTRACK VTRACK PRBS_TYPE 0x10 rsvd_10 RSVD[1:0] RSVD SVD[3:0] RSVD RSVD 0x11 rsvd_11 RSVD[1:0] RSVD RSVD[1:0] RSVD RSVD 0x12 underbst UNDER- EN RSVD RSVD RSVD RSVD RSVD RSVD 0x13 rsvd_13 RSVD RSVD RSVD RSVD RSVD RSVD RSVD 0x14 aeq AEQ_EN AEQ_PER_MAN_MODE RSVD RSVD[4:0] LF_POS[1:0] LF_POS[1:0] 0x14 rsvd_13 RSVD RSVD RSVD RSVD RSVD RSVD[1:0] LF_POS[1:0] LF_POS[1:0] 0x14 rsvd_18 RSVD RSVD </th <th>0x0A</th> <th>i2cdst A</th> <th></th> <th></th> <th>120</th> <th>C_DST_A[6</th> <th>:0]</th> <th></th> <th></th> <th>RSVD</th>	0x0A	i2cdst A			120	C_DST_A[6	:0]			RSVD
0x0D i2cconfig I2C_LOC_ ACK I2C_SLV_SH[1:0] I2C_MST_BT[2:0] I2C_SLV_TO[1:0] 0x0E det_thr DET_THR[7:0] DET_THR[7:0] DET_NRACK VTRACK PRBS_ TYPE 0x0F filt_track GMSL_IN_ SEL EN_DE_ FILT EN_VS_ FILT DE_EN HTRACK VTRACK PRBS_ TYPE 0x10 rsvd_10 RSVD[1:0] RSVD - RSVD[3:0] RSVD 0x11 rsvd_11 CSVD[3:0] RSVD RSVD[1:0] RSVD[1:0] RSVD[1:0] RSVD[1:0] 0x12 underbst BST_DET_ EN RSVD RSVD RSVD[1:0] RSVD RSVD RSVD 0x13 rsvd_13 RSVD RSVD RSVD[4:0] RSVD RSVD RSVD 0x14 aeq AEQ_EN RSVD RSVD RSVD[1:0] RSVD[4:0] LF_POS[1:0] 0x14 seq_18 RSVD RSVD RSVD[1:0] LF_POS[1:0] LF_POS[1:0] 0x14 seq_18 RSVD RSVD RSVD GPI	0x0B	i2csrc B			120	C_SRC_B[6	:0]			RSVD
0x00izcomingACKizco_stisti_1.0jizco_stisti_1.0jizco_stisti_1.0jizco_stisti_1.0jizco_stisti_1.0j0x0Edet_thr $=$ tot_sti_1.0s $=$ tot_sti_1.0s $=$ tot_sti_1.0s $=$ tot_sti_1.0s $=$ tot_sti_1.0s $=$ tot_sti_1.0s $=$ tot_sti_1.0s0x0Ffilt_trackGMSL_IN $=$ N_DE_ SEL $=$ FILT $=$ FILT $=$ LeNVS_ FILT $=$ LeNVS_ TYPE $=$ RSVD $=$ RSV	0x0C	i2cdst B			120	C_DST_B[6	:0]			RSVD
0x0Ffilt_trackGMSL_IN SELEN_DE_< FILTEN_HS_ FILTEN_VS FILTDE_ENHTRACKVTRACKPRBS_ TYPE0x10rsvd_10RSVD[1:0]RSVD	0x0D	i2cconfig		I2C_SLV	′_SH[1:0]	I2C	_MST_BT[2	2:0]	I2C_SLV	_TO[1:0]
$\begin{tabular}{ c $	0x0E	det_thr				DET_T	HR[7:0]			
0x11 rsvd_11 RSVD RSVD[3:0] RSVD[1:0] RSVD[1:0] RSVD[1:0] 0x12 underbst BST_DET_EN RSVD	0x0F	filt_track					DE_EN	HTRACK	VTRACK	
0x12underbstUNDER-BST_DET_ENRSVD <th< th=""><th>0x10</th><th>rsvd_10</th><th>RSV</th><th>D[1:0]</th><th>RSVD</th><th></th><th>RSVI</th><th>D[3:0]</th><th></th><th>RSVD</th></th<>	0x10	rsvd_10	RSV	D[1:0]	RSVD		RSVI	D[3:0]		RSVD
0x12underbstBST_DET_ENRSVDRSVDRSVDRSVDRSVDRSVDRSVD0x13rsvd_13RSVDRSVDRSVDRSVDRSVDRSVDRSVDRSVD0x14aeqAEQ_ENAEQ_PER_MAN_TRG_REQAEQ_MAN_TRG_REQRSVD[4:0]VVV0x15det_errAEQ_ENMAN_TRG_REQRSVDRSVD[4:0]VVV0x16prbs_errDRSVDRSVDPRBS_OKGPI_INLF_NEG[1:0]LF_POS[1:0]0x17IfRSVDRSVDRSVDRSVDGPI_INLF_NEG[1:0]LF_POS[1:0]0x18rsvd_18CSSVDRSVDRSVDRSVDRSVDRSVD0x14rsvd_1aCRSVDRSVDRSVDI2CSELRSVDRSVD0x16rsvd_1cRSVDRSVDRSVDRSVDRSVDSSVD[5:0]SSVD0x16rsvd_1cRSVDRSVDRSVDRSVDI2CSELRSVDRSVD0x16RSV_10RSVDRSVDRSVDRSVD[5:0]SSVDSSVD[5:0]SSVD0x10rsvd_1cRSVDRSVDRSVDRSVDRSVDAEQ_BST[3:0]SSVD0x10Reg_bstRSVDRSVDRSVDRSVDRSVDSSVDSESSVD[5:0]	0x11	rsvd_11		RSVI	D[3:0]		RSVI	D[1:0]	RSV	D[1:0]
0x14aeqAEQ_ENAEQ_PER_NODEAEQ_NODE<	0x12	underbst	BST_DET_	RSVD	RSVI	D[1:0]	RSVD		RSVD	RSVD
0x14aeqAEQ_ENPER_ MODEMAN_ TRG_REQMRN_ TRG_REQRSVD[4:0]0x15det_err $IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	0x13	rsvd_13	RSVD	RSVD	RSVD			RSVD[4:0]		
0x16 prbs_err PRBS_ERR[7:0] 0x17 If RSVD RSVD PRBS_OK GPI_IN LF_NEG[1:0] LF_POS[1:0] 0x18 rsvd_18 RSVD RSVD RSVD RSVD GPI_IN LF_NEG[1:0] LF_POS[1:0] 0x18 rsvd_18 RSVD[7:0] 0x19 rsvd_11a RSVD[7:0] RSVD RSVD RSVD[7:0]	0x14	aeq	AEQ_EN	PER_	MAN_			RSVD[4:0]		
0x17 If RSVD RSVD PRBS_OK GPI_IN LF_NEG[1:0] LF_POS[1:0] 0x18 rsvd_18	0x15	det_err		1		DET_E	RR[7:0]			
0x18 rsvd_18 RSVD[7:0] 0x19 rsvd_19 RSVD[7:0] 0x1A rsvd_1a RSVD[7:0] 0x1B i2csel RSVD RSVD RSVD I2CSEL RSVD RSVD RSVD 0x1C rsvd_1c RSVD RSVD RSVD RSVD[5:0] X 0x1D aeq_bst RSVD RSVD RSVD LUNDER- BOOST_ DET AEQ_BST[3:0] X	0x16	prbs_err				PRBS_E	ERR[7:0]			
0x19 rsvd_19 Image: Style in the style	0x17	lf	RSVD	RSVD	PRBS_OK	GPI_IN	LF_NE	G[1:0]	LF_PC	DS[1:0]
0x1A rsvd_1a RSVD 0x1B i2csel RSVD RSVD RSVD I2CSEL RSVD RSVD RSVD 0x1C rsvd_1c RSVD RSVD RSVD I2CSEL RSVD RSVD RSVD 0x1D aeq_bst RSVD RSVD RSVD RSVD LUNDER- BOOST_ DET AEQ_BST[3:0] LUNDER- SUD SUD SU	0x18	rsvd_18				RSVI	D[7:0]			
0x1B i2csel RSVD RSVD RSVD RSVD RSVD I2CSEL RSVD RSVD RSVD 0x1C rsvd_1c RSVD RSVD RSVD RSVD V RSVD RSVD RSVD 0x1D aeq_bst RSVD RSVD RSVD RSVD RSVD LUNDER- BOOST_ DET AEQ_BST[3:0]	0x19	rsvd_19				RSVD[7:0]				
0x1C rsvd_1c RSVD RSVD RSVD 0x1D aeq_bst RSVD RSVD RSVD RSVD	0x1A	rsvd_1a				RSVI	D[7:0]			
0x1D aeq_bst RSVD RSVD RSVD UNDER- BOOST_ DET AEQ_BST[3:0]	0x1B	i2csel	RSVD	RSVD	RSVD	RSVD	I2CSEL	RSVD	RSVD	RSVD
0x1D aeq_bst RSVD RSVD RSVD BOOST_DET AEQ_BST[3:0]	0x1C	rsvd_1c	RSVD	RSVD			RSVI	D[5:0]		
	0x1D	aeq_bst	RSVD	RSVD	RSVD	BOOST_				
	0x1E	id				ID[7	7:0]			

OFFSET	NAME	MSB							LSB		
0x1F	revision	RSVD	RSVD	RSVD	HDCPCAP		REVISION[3:0]				
0x20	rsvd_20	RSVD[7:0]									
0x21	rsvd_21	RSVD[7:0]									
0x22	rsvd_22	RSVD[7:0]									
0x23	rsvd_23	RSVD[7:0]									

0xA6	rsvd_a6	RSVD	RSVD	RSVD	RSVD	RSVI			D[1:0]	
0xA4	rsvd_a5			D[3:0]		RSVD[1:0] RSVD[1:0]				
0xA4	rsvd_a4		RSVD[2:0]		RSVD	RSVD	RSVD	<u> </u>	D[1:0]	
0xA3	rsvd_a3		RSVI	D[3:0]			RSVI	D[3:0]		
0xA2	rsvd_a2				RSVI	D[7:0]				
0xA1	rsvd_a1	-	RSVD[2:0]			RSVD[4:0]				
0xA0	rsvd_a0	RSVD	RSVD		D[1:0]	-	RSVI	<u> </u>		
0x9F	rsvd 9f	RSVD	RSVD	RSVD	RSVD	RSVD	HPFTU	NE[1:0]	RSVD	
0x9E	rsvd_9e	RSVD	RSVI	 D[1:0]		RSVD[2:0]		RSVD	RSVD	
0x9D	rsvd_9d	RSVD	RSVD	RSVD	RSVD	SOFT_ PD	RSVD	RSVD	RSVD	
0x9C	rsvd_9c	RSVD	RSVI	D[1:0]	RSVD	_	RSVD[3:0]			
0x9B	 rsvd_9b	RSVD	RSVI	 D[1:0]		RSVD[2:0]	SVD[2:0] RSVD[1			
0x9A	 rsvd_9a	RSVD	RSVD	RSVI	D[1:0]	RSVD[2:0] RS				
0x99	 rsvd_99	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	
0x98	 rsvd_98	RSVD	RSVD			RSVI				
0x97	rev_fast	REV_FAST				RSVI	D[5:0]	L	L	
0x96	rsvd_96	RSVE		1		RSVD	RSVD	RSVD	RSVD	
0x6B	crossbar 12			R_N_12[3:0]				N+1_12[3:0		
0x6A	crossbar 10			R_N_10[3:0]	 			_N+1_10[3:	-	
0x69	crossbar 8			R_N_8[3:0]		CROSSBAR_N+1_6[3:0] CROSSBAR_N+1_8[3:0]				
0x67 0x68	crossbar 4			R_N_4[3:0] R_N_6[3:0]					-	
0x66 0x67	crossbar 2 crossbar 4			R_N_2[3:0]		CROSSBAR_N+1_2[3:0] CROSSBAR_N+1_4[3:0]				
0x65	crossbar 0			R_N_0[3:0]		CROSSBAR_N+1_0[3:0]				

0xC9	rsvd_c9	RSVD[7:0]									
0xCA	rsvd_ca	RSVD	RSVD	RSVD	RSVD[1:0]		RSVD	RSVD	RSVD		
0xCB	rsvd_cb	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD		
0xCC	rsvd_cc	RSVD	RSVD RSVD[6:0]								
0xCD	rsvd_cd	RSVD	VD RSVD[6:0]								

0xFD	rsvd_fd	RSVD[7:0]							
0xFE	rsvd_fe		RSVI	D[3:0]		RSVD[3:0]			
0xFF	rsvd_ff	RSVD RSVD RSVD RSVD			RSVD	RSVD[3:0]			

14-Bit GMSL Deserializer with Coax or STP Cable Input

seraddr (0x00)

BIT	-, 7		6	5	4		3	2	1	0		
Field			•		SERADDR[6	01	•	-		RSVD		
Reset		100000b										
Access Type							0b Write, Read					
BITFIELD	BITS		Write, Read DESCRIPTION DECODE									
SERADDR	7:1	Serializer Address: Serializer device address						DECODE 0000000: I ² C write/read address is 0x00, 0x01 0000001: I ² C write/read address is 0x02, 0x03 XXXXXXX: I ² C write/read address is XXXXXX0, XXXXXXX1 1111111: I ² C write/read address is 0xFE, 0xFF				
RSVD	0	Res	erved: Do not	change from o	default value		0: Reserv	ved				
desaddr (0x0	1)											
BIT	7	7 6 5 4						2	1	0		
Field		I			DESADDR[6	0]		1	1	CFGBLOCK		
Reset					XXXXXXX	-				0b		
Access Type					Write, Read					Write, Read		
BITFIELD	BITS			DESCRIPTION	N			וח	ECODE	•		
DESADDR	7:1	(initi ADE	erializer Addr al value deper 00 pin settings	nds on ADD3, <i>i</i> latched at pov	ADD2, ADD1, ver-up)	and						
CFGBLOCK	0		figuration Blo I only	ock. When 1, r	nake all regist	ers	0: Set all write/read registers as writable 1: Set all registers as read only					
invpinh (0x02	2)											
BIT	7		6	5	4		3	2	1	0		
Field				INVPI	NH[5:0]				SRN	G[1:0]		
Reset				000	000b				1	1b		
Access Type				Write	, Read		Write, Read					
BITFIELD	BITS			DESCRIPTION	N		DECODE					
INVPINH	7:2		Invert Output Pins High: Invert output pins D8–D13					XXXXX0: Do not invert D8 XXXXX1: Invert D8 XXXX0X: Do not invert D9 XXXX1X: Invert D9 XXX0XX: Invert D10 XXX1XX: Do not invert D10 XX0XXX: Do not invert D11 XX1XXX: Invert D11 X0XXXX: Do not invert D12 X1XXXX: Invert D12 0XXXXX: Do not invert D13 1XXXXX: Invert D13				
SRNG	1:0	Seri	al Data-Rate I	Range			00: 0.5 to 1Gbps 01: 1 to 1.74Gbps 1X: Autodetect serial range					

14-Bit GMSL Deserializer with Coax or STP Cable Input

invpinl (0x03)

BIT	7	6	5	4	3	2	1	0						
Field		INVPINL[7:0]												
Reset		0000000b												
Access Type		Write, Read												
BITFIELD	BITS	BITS DESCRIPTION DECODE												
INVPINL	7:0	Invert Output Pir D0–D7	ns Low: Invert	output pins	XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXX	XX0: Do not in XX1: Invert DO X0X: Do not in X1X: Invert D1 0XX: Do not in 1XX: Invert D2 XXX: Do not in XXX: Invert D3 XXX: Do not in XXX: Invert D4 XXX: Do not in XXX: Invert D5 XXX: Do not in XXX: Invert D6 XXX: Do not in XXX: Invert D7	vert D1 vert D2 vert D3 vert D4 vert D5 vert D6 vert D7							

main config (0x04)

BIT	7	6	5	4	3	2	1	0		
Field	LOCKE	D OUTENB	PRBSEN	SLEEP	INTTY	PE[1:0]	REVCCEN	FWDCCEN		
Reset	Xb	0b	0b	0b	0	1b	1b	1b		
Access Type	Read Or	nly Write, Read	Write, Read	Write, Read	Write	, Read	Write, Read	Write, Read		
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
LOCKED	7	LOCK Output: LO	DCK output pin	level		0: Video link not locked 1: Video link locked				
OUTENB	6	Outputs Enable	Bar: Disable ou	utputs		0: Enable DOUT_outputs 1: Disable DOUT_ outputs				
PRBSEN	5	PRBS Test Enab	le			0: Set device for normal operation1: Enable PRBS test				
SLEEP	4	Sleep Mode: Acti	vate sleep moo	le		0: Set device for normal operation 1: Put device into sleep mode				
INTTYPE	3:2	Interface Type: L when I2CSEL = 0	01: UAF	00: UART-to-I ² C conversion 01: UART 1X: Disable local control channel						
REVCCEN	1		ontrol-Channel Enable: Enable trol channel from deserializer			0: Disable reverse control-channel receiver 1: Enable reverser control-channel receiver				
FWDCCEN	0	Forward Control forward control ch				0: Disable forward control-channel transmitter 1: Enable forward control-channel transmitter				
14-Bit GMSL Deserializer with Coax or STP Cable Input

eqtune (0x05)

BIT	7	6	5	4	3	2	1	0		
Field	I2C- METHOI	DCS	HVTR_ MODE	EN_EQ		EQTU	NE[3:0]			
Reset	0b	0b	1b	1b		1001b				
Access Type	Write, Re	ad Write, Read	Write, Read	Write, Read		Write, Read				
BITFIELD	BITS	I	DESCRIPTION			DE	CODE			
I2CMETHOD	7	I ² C Method: Ski converting UART		ess when	conversion 1: Do not s	0: Send the register address during UART-to-I ² C conversion 1: Do not send the register address during UART-to-I ² C conversion				
DCS	6	Driver Current S selection for CM0		er current		0: Set device for normal operation 1: Increase CMOS driver current				
HVTR_MODE	5	HV Tracking Mo continuous HSYN		g allows		0: Use partial periodic HV tracking 1: Use partial and full periodic HV tracking				
EN_EQ	4	Enable Equalize		alizer for						
EQTUNE	3:0	Equalizer Tune: 750MHz (effectiv turned off)			0001: 2.1d 0010: 2.8d 0011: 3.5d 0100: 4.3d 0101: 5.2d 0110: 6.3d 0111: 7.3dl 1000: 8.5d 1001: 9.7d 1010: 11dE	0: Disable equalization1: Enable equalization0000: 1.6dB manual EQ setting0001: 2.1dB manual EQ setting0010: 2.8dB manual EQ setting0011: 3.5dB manual EQ setting0100: 4.3dB manual EQ setting0101: 5.2dB manual EQ setting0101: 6.3dB manual EQ setting0110: 6.3dB manual EQ setting0111: 7.3dB manual EQ setting1000: 8.5dB manual EQ setting1001: 9.7dB manual EQ setting1011: 1.1dB manual EQ setting1011: 12.2dB manual EQ setting				

14-Bit GMSL Deserializer with Coax or STP Cable Input

hvsrc (0x06)

BIT	7	6	5	4		3	2	1	0	
Field	HIGHIMM	RSVD	RSVD	RS∖	/D	RSVD		HV_SRC[2:0)]	
Reset	Xb	1b	1b	0b)	1b		111b		
Access Type	Write, Read	d Write, Read	Write, Read	Write, I	Read	Write, Read		Write, Read		
BITFIELD	BITS	DES	CRIPTION				DECO	DE		
HIGHIMM	7	Hgh-Immunity depends on the				0: Use legacy reverse-channel mode 1: Use high-immunity mode				
RSVD	6	Reserved: Do r default value	not change from	n	1: Re	eserved				
RSVD	5	Reserved: Do r default value	not change from	n	1: Re	eserved				
RSVD	4	Reserved: Do r default value	not change from	n	0: Re	eserved				
RSVD	3	Reserved: Do r default value	not change from	n	1: Re	eserved				
					seria	Use D18/D19 f lizer is a 3.1250 se with the MA)	Gbps device; c	therwise, this	setting is	
					1	Use D14/D15 f 96705 when D	•		/IAX9271/	
						Use D12/D13 f 1 DBL = 0 or H\	•	use with the N	/IAX96707	
HV_SRC	2:0	HS/VS Source selection	Selection: HS	/VS bit	1	Use D0/D1 for 9273/MAX967(•			
					10X:	Do Not Use				
					110: Automatically determine the source of HSYNC/VSYNC (for use with the MAX96707)					
							Automatically d ise with the MA		ource of HSY	NC/VSYNC

14-Bit GMSL Deserializer with Coax or STP Cable Input

config (0x07)

BIT	7		6	5	4		3	2	1	0
Field	DBL		DRS	BWS	ES	F	RSVD	HVEN	CXTP	PXL_CRC
Reset	0b		0b	0b	0b		0b	0b	Xb	0b
Access Type	Write, Re	ead	Write, Read	Write, Read	Write, Read	Writ	Write, Read Write, Read Write, Read Write, Rea			
BITFIELD	BITS			DESCRIPTIO	N			D	ECODE	
DBL	7	Doι	0: Use single-rate output 0: Use single-rate output 1: Use double-rate output (2x word rate at 1/2x width)						te at	
DRS	6	Data	0: Use normal data-rate output 1: Use 1/2 rate data output (for use with low data rates)						th low	
BWS	5	Bus	-Width Selec	t				us width for 22- us width for 30-	,	
ES	4	Edg	je Select				PCLKO	utput data valid		
RSVD	3	Res	erved: Do no	t change from	default value		0: Rese	rved		
HVEN	2	HS/	VS Encoding	Enable				le HS/VS enco le HS/VS enco	•	
СХТР	1	Coa	Coax/TP Select 0: Use differential-output mode (for use with twisted-pair cable) 1: Use single-ended output mode (for use with coax cable)							
PXL_CRC	0	Pixe	Pixel CRC Enable: Pixel error-detection type 0: Use 1-bit parity (compatible with all devices) 1: Use 6-bit CRC					devices)		

14-Bit GMSL Deserializer with Coax or STP Cable Input

lflt_en (0x08)

BIT		7	6	5	4	3	2	1	0
Field	LFLT_	EN_POS	LFLT_EN_NEG	GPI_EN	DISSTAG	ERR_RST	RSVD	RSVD[1	:0]
Reset		1b	Xb	1b	0b	0b	0b	01b	
Access Type	Write	e, Read	Write, Read	Write, Read	Write, Read	Write, Read Write, Read Write, Read			ead
BITFIELD	C	BITS	D	ESCRIPTION			DECOD)E	
LFLT_EN_POS	6	7	Line-Fault Detect		sitive Line:		ne-fault detecto ne-fault detecto		
LFLT_EN_NEG	3	6	Line-Fault Detect Enable line-fault of default in coax mo twisted-pair mode	letector LMN1; ode and enable	disabled by		ne-fault detecto ne-fault detecto		
GPI_EN		5	GPI-to-GPO Enal signal transmissio		Pl-to-GPO		PI-to-GPO tra PI-to-GPO trar		
DISSTAG		4	Disable Staggeri outputs	ng: Disable sta	aggering of		aggering of DC taggering of DC	_ ·	
ERR_RST		3	Error Reset: When set to 1, automatically reset DET_ERR 1µs after ERROR pin is asserted			0: Disable automatic reset of DETERR_ register 1: Enable automatic reset of DETERR_ register			
RSVD		2	Reserved: Do not change from default value			0: Reserved			
RSVD		1:0	Reserved: Do not	t change from	default value	01: Reserve	d		

i2csrc (0x09, 0x0B)

BIT	7	6	5	4	3	2	1	0		
Field		I2C_SRC[6:0]								
Reset				0b				0b		
Access Type			V	Vrite, Read				Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
I2C_SRC	7:1	I²C Address Translator Source: I ² C address translator source A	0000000: I ² C write/read address is 0x00, 0x01 0000001: I ² C write/read address is 0x02, 0x03 XXXXXXX: I ² C write/read address is XXXXXXX0, XXXXXX1 1111111: I ² C write/read address is 0xFE, 0xFF
RSVD	0	Reserved: Do not change from default value	0: Reserved

14-Bit GMSL Deserializer with Coax or STP Cable Input

i2cdst (0x0A, 0x0C)

BIT	7		6	5	4		3	2	1	0	
Field					I2C_DST[6:0]					RSVD	
Reset					0b					0b	
Access Type					Write, Read					Write, Read	
BITFIELD	BITS		I	DESCRIPTIC	DN				DECODE		
I2C_DST	7:1		ddress transla ator destinati		on: I ² C address 0000000: I ² C write/read address is 0000001: I ² C write/read address is XXXXXXX: I ² C write/read address is XXXXXXX0, XXXXXX1 1111111: I ² C write/read address is 0				ss is 0x02, 0x03 ress is		
RSVD	0	Rese	rved: Do not	change from	n default value		0: Re	served			
i2cconfig (0x	0D)										
BIT	7		6	5	4		3	2	1	0	
Field	I2C_LOC_	ACK	I2C_SLV	_SH[1:0]	I2C	_MS ⁻	T_BT[2	0]	I2C_SL	/_TO[1:0]	
Reset	0b		01	lb		10)1b		1	0b	
Access Type	Write, Re	ead	Write,	Read	١	Write	, Read		Write	, Read	
BITFIELD	BITS		l	DESCRIPTIC	ON DECODE						
I2C_LOC_ACK	7		-I²C Slave L rd channel is		wledge: When e		chanr 1: Ena	iel is not avail	nowledge when		
I2C_SLV_SH	6:5		o-I²C Slave S o, hold (typ)	Setup and He	old Time Setting	g:	01: (4 10: (9	52, 117)ns 69, 234)ns 38, 352)ns 406, 469)ns			
I2C_MST_BT	4:2	l ² C-to	o-I ² C Master	Bit Rate Se	tting: Min, typ, r	nax.	000: (6.61, 8.47, 9.92)kbps bit rate 001: (22.1, 28.3, 33.2)kbps bit rate 010: (66.1, 84.7, 99.2)kbps bit rate 011: (82, 105, 123)kbps bit rate				
I2C_SLV_TO	1:0		o-I ² C Slave F out Setting:				00: 64 01: 25 10: 10	lµs timeout 56µs timeout 024µs timeout C timeout disa	· · ·		

14-Bit GMSL Deserializer with Coax or STP Cable Input

det_thr (0x0E)

BIT	7	6	5	4	3		2	1	0
Field				DET_T	HR[7:0]				
Reset				0000	0000b				
Access Type				Write,	Read				
BITFIELD	BITS		DESCRIP	TION				DECODE	
DET_THR	7:0	Detected Error tected errors	ors Threshold	: Threshold for	de-	00000000: Value is 0 00000001: Value is 1, XXXXXXX 1111111: Value is 255			
filt_track (0x0	DF)								
BIT	7	7 6 5 4 3 2 1						0	
Field	GMSL_IN_ SEL	EN_DE_ FILT	EN_HS_ FILT	EN_VS_ FILT	DE_E	EN	HTRACK	VTRACK	PRBS_ TYPE
Reset	0b	0b	0b	0b	0b		0b	0b	1b
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, F	Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIP	TION				DECODE	
GMSL_IN_SEL	. 7	Select GMSL	Input			1	elect IN0+, IN0 elect IN1+, IN1		
EN_DE_FILT	6	Enable DE G on DOUT11	litch Filtering:	Enable glitch f	iltering			ering on DOUT ering on DOUT	
EN_HS_FILT	5	Enable HS G on DOUT12	litch Filtering:	Enable glitch f	iltering	1	-	ering on DOUT ering on DOUT	
EN_VS_FILT	4	Enable VS GI on DOUT13	itch Filtering:	Enable glitch f	Itering	1	•	ering on DOUT ering on DOUT	
DE_EN	3		ng Enable: Ena and DE signals	able processing]	1	•	ng HS and DE	-
HTRACK	2	HS Tracking Enable 0: Disable HS tracking 1: Enable HS tracking							
VTRACK	1	VS Tracking	VS Tracking Enable 0: Disable VS tracking 1: Enable VS tracking						
PRBS_TYPE	0	PRBS Type	Select: PRBS t	type select			MSL default sty AX9272 style F		

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_10 (0x10)

BIT	7		6	5	4	3	2	1	0	
Field	F	RSVD[7:6	6]	RSVD		F	RSVD[4:1]		RSVD	
Reset		00b		0b			0001b		0b	
Access Type	N	/rite, Rea	ad	Write, Read		V	Vrite, Read		Write, Read	
BITFIEL	D	BITS		DESCRIPTION				DECODE		
RSVD		7:6	Reserv	ed: Do not cha	inge from defai	ult value	00: Reserved			
RSVD		5	Reserv	ed: Do not cha	inge from defai	ult value	0: Reserved			
RSVD		4:1	Reserv	ed: Do not cha	inge from defai	ult value	0001: Reserved			
RSVD		0	Reserv	ed: Do not cha	inge from defai	ult value	0: Reserved			
rsvd_11										
BIT	7		6	5	4	3	2	1	0	
Field			RSVI	D[7:4]		F	RSVD[3:2]	RSV	D[1:0]	
Reset			11	11b			00b	0	Ob	
Access Type			Write,	Write, Read Write, Read Write,				Read		
BITFIEL	D	BITS		DESCRIPTION DECODE				DECODE		
RSVD		7:4	7:4 Reserved: Do not change from default value 1111: Res			1111: Reserved	eserved			
RSVD		3:2	Reserv	ved: Do not cha	ange from defa	ult value	00: Reserved			
RSVD		1:0	Reserv	red: Do not cha	ange from defa	ult value	00: Reserved			
underbst (0x	12)									
BIT	7		6	5	4	3	2	1	0	
Field	UNDEF BST_DE EN		RSVD	RSVI	D[5:4]	RSVE	DIS_ RWAKE	RSVD	RSVD	
Reset	0b		1b	0.	1b	0b	0b	1b	0b	
Access Type	Write, Re	ead Wi	ite, Read	Write,	Read	Write, Re	ead Write, Read	Write, Read	Write, Read	
BITFIEL	D	BITS		DESCI	RIPTION			DECODE		
UNDERBST_D	ET_EN	7		ooost-Detectio etection driving		w under-	0: Disable undert ERROR pin 1: Enable underb ERROR pin		-	
RSVD		6	Reserv	ed: Do not cha	nge from defau	· · ·				
RSVD		5:4		ed: Do not cha						
RSVD		3	Reserv	ed: Do not cha	nge from defau	ult value	e 0: Reserved			
DIS_RWAKE		2	Disable	e Remote Wak	e-up		0: Enable remote wake-up 1: Disable remote wake-up			
RSVD		1	Reserv	ed: Do not cha	nge from defau	ult value	1: Reserved			
RSVD		0	Reserv	ed: Do not cha	nge from defau	ult value	0: Reserved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_13 (0x13)

BIT	7	6		5	4	3	2	1	0	
Field	RSVD	RSV	′D	RSVD		,	RSVD[4:0]	•	•	
Reset	1b	1b		0b			01101b			
Access Type	Write, Read	Write, F	Read	Write 1 to Set, Read			Write, Read			
BITFIE	LD	BITS		DES	SCRIPTION			DECODE		
RSVD		7	Rese	erved: Do not c	hange from de	fault value	1: Reserved			
RSVD		6	Rese	erved: Do not c	hange from de	fault value	1: Reserved			
RSVD		5	Rese	erved: Do not c	hange from de	fault value	0: Reserved			
RSVD		4:0	Rese	erved: Do not c	hange from de	fault value	01101: Reser	ved		
aeq (0x14)										
BIT	7	6		5	4 3 2 1				0	
Field	AEQ_EN	AEQ_F MOE	_	AEQ_MAN_ TRG_REQ			RSVD[4:0]			
Reset	1b	0b)	0b	00000b					
Access Type	Write, Read	Write, F	Read	Write 1 to Set, Read			Write, Read			
BITFIE	LD	BITS		DE	SCRIPTION			DECODE		
AEQ_EN		7		ptive Equaliza equalization	tion Enable: E	Enable adap	- 0: Disable AE 1: Enable AE			
AEQ_PER_MC	DE	6	Ada Sele	ptive Equaliza ct	tion Periodic	Mode		use nonperiodi use periodic m		
AEQ_MAN_TR	G_REQ	5	Req	ptive Equaliza uest: Rising ec fine tuning wh	lge of this regis	ster triggers		ger AEQ fine tur his bit to manua ng		
RSVD		4:0	Res	erved: Do not o	change from de	efault value	00000: Reser	ved		
det_err (0x15	5)									
BIT	7	6		5	4	3	2	1	0	
Field				·	DET_ERR[7:0]					
Reset					XXXX	XXXXb				
Access Type					Read	l Only				
BITFIELD	BITS			DESCRIP	PTION DECODE					

BITFIELD	BITS	DESCRIPTION	DECODE
			00000000: Value is 0
DET ERR	7:0	Detected Error Counter	0000001: Value is 1
	1.0		XXXXXXXX
			11111111: Value is 255.

14-Bit GMSL Deserializer with Coax or STP Cable Input

prbs_err (0x16)

BIT	7	6	5	4	3	2	1	0	
Field		•		PRBS_E	ERR[7:0]				
Reset				XXXX	XXXXb				
Access Type				Read	Only				
BITFIELD	BITS		DESCRIP	TION		DECODE			
PRBS_ERR	7:0	PRBS Error C	ounter			00000000: Value is 0 00000001: Value is 1 XXXXXXXX 11111111: Value is 255			
f (0x17)									
BIT	7	6	5	4	3	2	1	0	
Field	RSVD	RSVD	PRBS_OK	GPI_IN	LF	^{=_} NEG[1:0]	LF_P	OS[1:0]	
Reset	Xb	Xb	Xb	Xb		XXb	×	Xb	
Access Type	Read Only	Read Clears All	Read Only	Read Only	F	Read Only Read Only			
BITFIELD	BITS		DESCRIP	TION			DECODE		
RSVD	7	Reserved: Do	not change fro	om default value	9	X: Reserved			
RSVD	6	Reserved:				X: Reserved			
PRBS_OK	5	PRBS OK: MA test for link is to register for the PRBS_ERR re	erminated norn PRBS succes	nally; check PR	BS_ERR	0: No MAX9271/M test completed 1: MAX9271/MAX completed norma	(9273-compati		
GPI_IN	4	GPI Pin Level				0: GPI is input lov 1: GPI is input hig			
LF_NEG	3:2	$LF_POS \to LM$	ine Fault: Line-fault status of the indicated input 00: Short to battery detected $F_POS \rightarrow LMN0$ 01: Short to ground detected $F_NEG \rightarrow LMN1$ 10: No faults detected						
LF_POS	1:0	$LF_POS \to LM$	ine Fault: Line-fault status of the indicated input 11: Open cable detected $f_POS \rightarrow LMN0$ 00: Short to battery detected $f_NEG \rightarrow LMN1$ 10: No faults detected 11: Open cable detected 11: Open cable detected						

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_18 (0x18)

BIT		7	6	5	4		3	2	1	0	
Field					RSVI	D[7:0]					
Reset					XXXX	XXXb					
Access Type					Read	Only					
BITFIELD	BITS	6		DESCRIPTIO	N			DECODE			
RSVD	7:0	Re	served: Do no	rved: Do not change from default value XXXXXXXX: Reserved							
rsvd_19 (0x′	19)										
BIT		7	6 5 4					2	1	0	
Field					RSVI	D[7:0]					
Reset					XXXXX	XXXb					
Access Type		Read Only									
BITFIELI	D	BITS DESCRIPTION							DECODE		
RSVD		7:0	Reserved					XXXXXXXX: Re	served		
rsvd_1a (0x [,]	1A)										
BIT		7	6	5	4		3	2	1	0	
Field					RSVI	D[7:0]					
Reset				XXXXXXXb							
Access Type					Read	Only					
BITFIELI	D	BITS		DESCR	RIPTION				DECODE		
RSVD		7:0	Reserved					XXXXXXXX: Re	served		
i2csel (0x1B)		I								
BIT		7	6	5	4		3	2	1	0	
Field	R	SVD	RSVD	RSVD	RSVD	I2C	SEL	RSVD	RSVD	RSVD	
Reset		0b	0b	0b	0b	>	٢b	Xb	Xb	Xb	
Access Type	Write	e, Read	Write, Read	Write, Read	Write, Read	Read	d Only	Read Clears All	Read Only	Read Only	
BITFIELD		BITS		DESCRIP	TION			C	ECODE		
RSVD		7	Reserved:	Do not change	from default va	alue	0: R	eserved			
RSVD		6	Reserved:	Reserved: Do not change from default value 0: Reserved							
RSVD		5	Reserved:	Reserved: Do not change from default value 0: Reserved							
RSVD		4	Reserved:	Reserved: Do not change from default value 0: Reserved							
I2CSEL		3	I2CSEL Pin	I2CSEL Pin Level: Detected I2CSEL pin level 0: Low-I2CSEL pin detected (UART) 1: High-I2CSEL pin detected (I2C)					「)		
RSVD		2	Reserved:	Reserved: X: Reserved							
RSVD		1	Reserved:	Reserved: Do not change from default value X: Reserved							
RSVD		0	Reserved:	Do not change	from default va	alue	X: R	leserved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_1c (0x1C)

BIT		7	6	5 4 3 2 1 0						
Field	R	SVD	RSVD		RSVD[5:0]					
Reset		0b	0b		XXXXXb					
Access Type	Write	e, Read	Write, Read		Read Only					
BITFIELD)	BITS		DESCRIP	TION			DECODE		
RSVD		7	Reserved:	Do not change	from default v	alue 0: R	eserved			
RSVD		6	Reserved:	: Do not change from default value 0: Reserved						
RSVD		5:0	Reserved:	XXXXXX: Reserved						

aeq_bst (0x1D)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	UNDER- BOOST_ DET		AEQ_B	ST[3:0]	
Reset	0b	0b	0b	Xb		XX	XXb	
Access Type	Write, Read	Write, Read	Write, Read	Read Only		Read	Only	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved: Do not change from default value	0: Reserved
RSVD	6	Reserved: Do not change from default value	0: Reserved
RSVD	5	Reserved: Do not change from default value	0: Reserved
UNDERBOOST_DET	4	Underboost Detected: '1' indicates that an underboost is detected when the AEQ is at the maximum setting	0: Normal operation 1: Underboost (at maximum AEQ gain) detected
AEQ_BST	3:0	Adaptive Equalizer Boost Value: Selected adaptive equalizer value; settings correspond to gain at 750MHz	0000: 1.6dB EQ setting 0001: 2.1dB EQ setting 0010: 2.8dB EQ setting 0011: 3.5dB EQ setting 0100: 4.3dB EQ setting 0101: 5.2dB EQ setting 0110: 6.3dB EQ setting 0111: 7.3dB EQ setting 1000: 8.5dB EQ setting 1001: 9.7dB EQ setting 1010: 11dB EQ setting 1011: 12.2dB EQ setting 11XX: Reserved

id (0x1E)

BIT	7	6	5	4	3	2	1	0	
Field		ID[7:0]							
Reset		XXXXXXb							
Access Type		Read Only							
BITFIEL	D	BITS	DESCRIPTION DECODE						
ID		/ 0	Device ID: 8-bit value depends on the GMSL 01001100: MAX96708 device attached 01001100: MAX96708						

14-Bit GMSL Deserializer with Coax or STP Cable Input

revision (0x1F)

BIT	7	6	5	4	3		2	1	0
Field	RSVD	RSVD	RSVD	HDCPCAP			REVISI	ON[3:0]	
Reset	0b	0b	0b	Xb			XXX	KXb	
Access Type	Write, Read	Write, Read	Write, Read	Read Only		Read Only			
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ		DECODE			
RSVD	7	Reserved: Do	not change fro	om default value	Э	0: Re	eserved		
RSVD	6	Reserved: Do	not change fro	om default value	e	0: Re	eserved		
RSVD	5	Reserved: Do	not change fro	om default value	e	0: Re	eserved		
HDCPCAP	4	HDCP Capabi	lity: '1' = HDCI	P capable			evice does not evice is HDCP		
REVISION	3:0	Device Revisi	on			0001): Value is 0 I: Value is 1 : Value is 15		
rsvd (0x20 to	0x23)								
BIT	7	6	5	4	3		2	1	0
Field				RSVI	D[7:0]				
Reset				XXXX	XXXXb				
Access Type				Read	Only				
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ			I	DECODE	
RSVD	7:0	Reserved:				XXX	XXXXX: Reser	ved	
crossbar (0x	65 to 0x6B)								
BIT	7	6	5	4	3		2	1	0
Field		CROSSB	AR_N[3:0]			CROSSBAR_N+1[3:0]			
Reset		XX	XXb				XXX	KXb	
Access Type		Write,	Read				Write,	Read	
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ				DECODE	
CROSSBAR_N	l 7:4	signal to conner Register cross outputs, with C CROSSBAR_(CROSSBAR(N	Crossbar Setting: CROSSBAR selects the internal ignal to connect to the output pin, DOUT Register crossbar_(N) contains settings for two outputs, with CROSSBAR_(N) at D[7:4] and CROSSBAR_(N+1) at D[3:0]. Default settings for CROSSBAR(N) connects internal signal D(N) to s respective DOUT(N) pin.			al 0000: Connect D0 to output 0001: Connect D1 to output :: : 1101: Connect D13 to output 1110: Force output low 1111: Force output high			
CROSSBAR_N	l+1 3:0	signal to conner Register cross outputs, with C CROSSBAR_(CROSSBAR(N	ssbar Setting: CROSSBAR selects the internal al to connect to the output pin, DOUT ister crossbar_(N) contains settings for two buts, with CROSSBAR_(N) at D[7:4] and DSSBAR_(N+1) at D[3:0]. Default settings for DSSBAR(N) connects internal signal D(N) to its pective DOUT(N) pin.			0001 :: : 1101 1110	2: Connect D0 t : Connect D1 t : Connect D13 : Force output l : Force output l	o output to output low	

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_96 (0x96)

BIT	7	6	5	4		3	2	1	0	
Field	R	SVD[1:0]	RSV	D[1:0]	F	RSVD	RSVD	RSVD	RSVD	
Reset		01b	0	1b		0b	0b	0b	1b	
Access Type	e W	rite, Read	Write,	Read	Writ	te, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7:6	Reserved: Do no	ot change from	default value		01: Res	erved			
RSVD	5:4	Reserved: Do no	ot change from	default value		01: Res	erved			
RSVD	3	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	2	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	1	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	0	Reserved: Do no	ot change from	default value		1: Rese	rved			
rev_fast (0	x9 7)									
BIT	7	6	5	4		3	2	1	0	
Field	REV_FA	ST RSVD				RSVD[5:0]				
Reset	0b	0b				100010b				
Access Type	e Write, Re	ad Write, Read				Write,	Read			
BITFIELD	BITS		DESCRIPTIO	N			D	DECODE		
REV_ FAST	7	Reverse-Channe	el Fast Mode			0: Disable reverse-channel fast mode 1: Enable reverse-channel fast mode				
RSVD	6	Reserved: Do no	ot change from	default value		0: Reserved				
RSVD	5:0	Reserved: Do no	ot change from	default value		100010: Reserved				
rsvd_98 (0)	(98)									
BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD				RSVI	D[5:0]			
Reset	1b	0b	011010b							
Access Type	e Write, Re	ad Write, Read	Write, Read							
BITFIELD	BITS		DESCRIPTION				DECODE			
RSVD	7	Reserved: Do not change from default value				1: Reserved				
RSVD	6	Reserved: Do not change from default value				0: Reserved				
RSVD	5:0	Reserved: Do not change from default value				011010: Reserved				

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_99 (0x99)

BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	F	RSVD	RSVD	RSVD	RSVD
Reset	0b	1b	0b	0b		0b	0b	0b	0b
Access Type	e Write, Re	ad Write, Read	ad Write, Read Write, Read Wri			te, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	DESCRIPTION					D	ECODE	
RSVD	7	Reserved: Do no	ot change from	default value		0: Rese	rved		
RSVD	6	Reserved: Do no	ot change from	default value		1: Rese	rved		
RSVD	5	Reserved: Do no	ot change from	default value		0: Rese	rved		
RSVD	4	Reserved: Do no	ot change from	default value		0: Rese	rved		
RSVD	3	Reserved: Do no	ot change from	default value		0: Rese	rved		
RSVD	2	Reserved: Do no	ot change from	default value		0: Reserved			
RSVD	1	Reserved: Do no	ot change from	default value		0: Rese	rved		
RSVD	0	Reserved: Do no	ot change from	default value		0: Rese	rved		
rsvd_9a (0)	(9A)								
BIT	7	6	5	4		3	2	1	0
Field	RSVD	RSVD	RSVI	D[1:0]		RSVD[2:0] RSVD[2:0]			
Reset	0b	0b	1(Ob			010b		0b
Access Type	e Write, Re	ad Write, Read	Write,	Read			Write, Read		Write, Read
BITFIELD	BITS		DESCRIPTION					ECODE	
RSVD	7	Reserved: Do no		0: Reserved					
RSVD	6	Reserved: Do no		0: Reserved					
RSVD	5:4	Reserved: Do no	ot change from		10: Reserved				
RSVD	3:1	Reserved: Do no	ot change from	default value		010: Reserved			
RSVD	0	Reserved: Do no	ot change from	default value		0: Reserved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_9b (0x9B)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSV	D[1:0]		RS	VD[2:0]		RSVI	D[1:0]	
Reset	0b	0	1b			001b		1()b	
Access Typ	e Write, Re	ead Write	Read		Writ	ite, Read Write, Read				
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	t change from	default value		0: Rese	rved			
RSVD	6:5	Reserved: Do no	t change from	default value		01: Res	erved			
RSVD	4:2	Reserved: Do no	t change from	default value		001: Re	served			
RSVD	1:0	Reserved: Do no	t change from	default value		10: Res	erved			
rsvd_9c (0)	k9C)									
BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSV	D[1:0]	RSVD			RSVI	D[3:0]		
Reset	0b	1	Ob	1b			010	00b		
Access Typ	e Write, Re	ead Write	Read	Write, Read			Write,	Read		
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7	Reserved: Do no	t change from	default value		0: Reserved				
RSVD	6:5	Reserved: Do no	t change from	default value		10: Res	erved			
RSVD	4	Reserved: Do no	t change from	default value		1: Rese	rved			
RSVD	3:0	Reserved: Do no	t change from	default value		0100: R	eserved			
rsvd_9d (0	x9D)									
BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	RSVD	SO	FT_PD	RSVD	RSVD	RSVD	
Reset	0b	0b	1b	01b		0b	0b	0b	0b	
Access Typ	e Write, Re	ead Write, Read	Write, Read	Write, Read		rite 1 to t, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7	Reserved: Do no	t change from	default value		0: Rese	rved			
RSVD	6	Reserved: Do no	t change from	default value		0: Rese	rved			
RSVD	5	Reserved: Do no	t change from		1: Rese	rved				
RSVD	4	Reserved: Do no	t change from	default value		01: Res	erved			
SOFT_PD	3	Reserved: Do no	t change from	default value			al operation t the device			
RSVD	2	Reserved: Do no	Reserved: Do not change from default value				0: Reserved			
RSVD	1	Reserved: Do no	eserved: Do not change from default value 0: Rese							
RSVD	0	Reserved: Do no	Reserved: Do not change from default value 0: Res							

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_9e (0x9E)

BIT	7	6		5	4 3 2			2	1	0	
Field	RSVE)	RSVD	0[1:0]		RSVD[2:0]			RSVD	RSVD	
Reset	1b		10	b		(010b		0b	0b	
Access Typ	e Write, R	ead	Write,	Read		Writ	e, Read		Write, Read	Write, Read	
BITFIELD	BITS		l	DESCRIPTIO	N			D	DECODE		
RSVD	7	Reserved:	Do not	change from	default value		1: Reserved				
RSVD	6:5	Reserved:	Do not	change from	default value		10: Reserved				
RSVD	4:2	Reserved:	served: Do not change from default value				010: Reserved				
RSVD	1	Reserved:	ed: Do not change from default value				0: Reserved				
RSVD	0	Reserved:	Do not	not change from default value 0: Reserved			rved				

rsvd_9f (0x9F)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	RSVD	HPFTU	NE[1:0]	RSVD
Reset	0b	0b	0b	0b	0b	01	lb	0b
Access Type	Write, Read	Write,	Read	Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE		
RSVD	7	Reserved: Do not change from default value	0: Reserved		
RSVD	6	Reserved: Do not change from default value	0: Reserved		
RSVD	5	Reserved: Do not change from default value	0: Reserved		
RSVD	4	Reserved: Do not change from default value	0: Reserved		
RSVD	3	Reserved: Do not change from default value	0: Reserved		
HPFTUNE	2:1	Equalizer High-Pass Filter Cutoff Frequency	00: 7.5MHz cutoff frequency 01: 3.75MHz cutoff frequency 10: 2.5MHz cutoff frequency 11: 1.87MHz cutoff frequency		
RSVD	0	Reserved: Do not change from default value	0: Reserved		

rsvd_a0 (0xA0)

BIT	7	6	5 4		3	2	1	0		
Field	RSVD	RSVD	RSVD[1:0]			RSVD[3:0]				
Reset	1b	0b	10b			1110b				
Access Type	e Write, Re	ad Write, Read	Write, Read			Write, Read				
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	t change from	default value	1: Rese	1: Reserved				
RSVD	6	Reserved: Do no	t change from	default value	0: Rese	0: Reserved				
RSVD	5:4	Reserved: Do no	t change from	default value	10: Res	10: Reserved				
RSVD	3:0	Reserved: Do no	t change from	default value	1110: Reserved					

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT	7	6	5	4		3	2	1	0
Field		RSVD[2:0]		-		•	 RSVD[4:0]		
Reset		010b					00100b		
Access Type)	Write, Read					Write, Read		
BITFIELD	BITS		DESCRIPTIO	N			DE	ECODE	
RSVD	7:5	Reserved: Do no	t change from	default value	010: Reserved				
RSVD	4:0	Reserved: Do no	t change from	default value		00100: Reserved			
svd_a2 (0x	(A2)								
BIT	7	6	5	4		3	2	1	0
Field		l	1	RSVI	[7:0]				
Reset				00100	0000b)			
Access Type)	Write, Read							
BITFIELD	BITS		DESCRIPTIO	N	DECODE			CODE	
RSVD	7:0	Reserved: Do no	t change from	default value		001000	0: Reserved		
svd_a3 (0x	(A3)	3)							
BIT	7	6	5	4		3	2	1	0
Field		RSV	D[3:0]				RSVI	D[3:0]	
Reset		01	10b				101	1b	
Access Type)	Write	Read				Write,	Read	
BITFIELD	BITS		DESCRIPTIO	N	DECODE				
RSVD	7:4	Reserved: Do no	t change from	default value 0110: Reserved					
RSVD	3:0	Reserved: Do no	t change from	default value		1011: Re	eserved		
svd_a4 (0x	(A4)								
BIT	7	6	5	4		3	2	1	0
Field		RSVD[2:0]		RSVD	F	RSVD	RSVD	RSV	′D[1:0]
Reset		101b		1b		0b	1b	C)1b
Access Type)	Write, Read		Write, Read	Writ	te, Read	Write, Read	Write	e, Read
BITFIELD	BITS		DESCRIPTIO	N			DE	CODE	
RSVD	7:5	Reserved: Do no	t change from	default value		101: Re	served		
RSVD	4	Reserved: Do no	t change from	default value		1: Rese	rved		
RSVD	3	Reserved: Do no	t change from	default value		0: Rese	rved		
RSVD	2	Reserved: Do no	t change from	default value	alue 1: Reserved				
RSVD	1:0	Reserved: Do no	t change from	default value 01: Reserved					

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_a5 (0xA5)

RSVI 01				
01	1b			
Write,	Read			
DECODE				
1100: Reserved				
11: Reserved				
01: Reserved				
;0				

rsvd_a6 (0xA6)

BIT	7	6	6 5 4		3	2	1	0	
Field	RSVD	RSVD	RSVD RSVD RSVD			RSVD[1:0] RSVD[1:0]			
Reset	0b	0b	0b	0b	0	00b		1b	
Access Typ	e Write, Re	ead Write, Read	Write, Read	Write, Read	Write, Read Write		Read		
BITFIELD	BITS		DESCRIPTIO	N	DECODE				
RSVD	7	Reserved: Do no	ot change from	default value	0: Rese	0: Reserved			
RSVD	6	Reserved: Do no	t change from	default value	0: Rese	0: Reserved			
RSVD	5	Reserved: Do no	t change from	default value	0: Rese	0: Reserved			
RSVD	4	Reserved: Do no	t change from	default value	0: Rese	erved			
RSVD	3:2	Reserved: Do no	t change from	default value	00: Res	erved			
RSVD	1:0	Reserved: Do no	t change from	default value	01: Res	01: Reserved			

rsvd_c9 (0xC9)

BIT	7	6	5	4	3	2	1	0	
Field		RSVD[7:0]							
Reset		XXXXXXb							
Access Typ	e	Read Only							
BITFIELD	BITS	S DESCRIPTION DECODE							
RSVD	7:0	Reserved: Do no	Reserved: Do not change from default value			XXXXXXXX: Reserved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_ca (0xCA)

BIT	7	6	5	4		3	2	1	0		
Field	RSVD	RSVD	RSVD	RSVI	D[1:0]		RSVD	RSVD	RSVD		
Reset	0b	Xb	Xb XXb				Xb	Xb	Xb		
Access Type	e Write, Re	ad Read Only	Read Only	Read Only Read Only			Read Only	Read Only	Read Only		
BITFIELD	BITS		DESCRIPTION					ECODE			
RSVD	7	Reserved: Do no	0: Rese	rved							
RSVD	6	Reserved: Do no	Reserved: Do not change from default value				rved				
RSVD	5	Reserved: Do no	ot change from	default value		X: Rese	X: Reserved				
RSVD	4:3	Reserved: Do no	ot change from	default value		XX: Reserved					
RSVD	2	Reserved: Do no	ot change from	default value		X: Reserved					
RSVD	1	Reserved: Do not change from default value				X: Reserved					
RSVD	0	Reserved: Do no	Reserved: Do not change from default value					X: Reserved			
rsvd ch (0)	(CB)	,									

rsvd_cb (0xCB)

BIT	7	6	5	4	3	2	1	0
Field	RSVD							
Reset	Xb	0b						
Access Type	Read Only	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE		
RSVD	7	Reserved: Do not change from default value	X: Reserved		
RSVD	6	Reserved: Do not change from default value	X: Reserved		
RSVD	5	Reserved: Do not change from default value	X: Reserved		
RSVD	4	Reserved: Do not change from default value	X: Reserved		
RSVD	3	Reserved:	X: Reserved		
RSVD	2	Reserved:	X: Reserved		
RSVD	1	Reserved:	X: Reserved		
RSVD	0	Reserved: Do not change from default value	0: Reserved		

rsvd_cc (0xCC)

BIT	7	6	6 5 4 3 2 1							
Field	RSVD		RSVD[6:0]							
Reset	0b		XXXXXXb							
Access Type	Write, Re	ad	Read Only							
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	served: Do not change from default value			0: Reserved				
RSVD	6:0	Reserved: Do no	t change from	default value	XXXX	XXXXXXX: Reserved				

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_cd (0xCD)

	,										
BIT	7		6	5	4		3	2	1	0	
Field	RSVD					RS	VD[6:0]	,			
Reset	0b					XXX	(XXXXb				
Access Type	Write, Re	ad				Rea	ad Only				
BITFIELD	BITS			DESCRIPTIO	N			D	ECODE		
RSVD	7	Re	served: Do no	t change from	default value		0: Reserved				
RSVD	6:0	Re	served: Do no	t change from	default value		XXXXX	XX: Reserved			
svd_fd (0xF	FD)										
BIT	7		6	5	4		3	2	1	0	
Field					RSVI	D[7:0]			·		
Reset		0b									
Access Type		Write, Read									
BITFIELD	BITS			DESCRIPTIO	N			D	ECODE		
RSVD	7:0	Re	served: Do no	t change from	default value	0: Reserved					
svd_fe (0xF	E)										
BIT	7		6	5	4		3	2	1	0	
Field			RSVD[3:0]					RSV	D[3:0]		
Reset			0	b				()b		
Access Type			Write,	Read			Write, Read				
BITFIELD	BITS			DESCRIPTIO	N		DECODE				
RSVD	7:4	Re	served: Do no	t change from	default value		0: Reserved				
RSVD	3:0	Re	served: Do no	t change from	default value		0: Reserved				
svd_ff (0xF	F)										
BIT	7		6	5	4		3	2	1	0	
Field	RSVD		RSVD	RSVD	RSVD			RSV	D[3:0]		
Reset	0b		0b	0b	0b		XXXXb				
Access Type	Write, Re	ad	Write, Read	Write, Read	Write, Read			Read	d Only		
BITFIELD	BITS			DESCRIPTIO	N			D	ECODE		
RSVD	7	Re	served: Do no	t change from	default value		0: Reserved				
RSVD	6	Re	served: Do no	t change from	default value		0: Rese	rved			
RSVD	5	Re	served: Do no	t change from	default value		0: Reserved				
RSVD	4	Re	served: Do no	t change from	default value		0: Reserved				
RSVD	3:0	Re	served: Do no	t change from	default value		XXXX:	Reserved			
·											

14-Bit GMSL Deserializer with Coax or STP Cable Input

Applications Information

Parallel Interface

The CMOS parallel-interface data width is programmable and depends on the application. Using a larger width (BWS = 1) results in a lower-pixel clock rate, while a smaller width (BWS = 0) allows a higher-pixel clock rate.

Bus Data Width

The bus data width depends on the selected modes. The available bus width is less when using error detection or when in double mode (DBL = 1). Table 3 shows the available bit widths and default mapping for various modes.

Table 3. Output-Data Width Selection

REG	ISTER B		INGS	
DBL	BWS	PXL_ CRC	HVEN	OUTPUT MAPPING
1	1	1	1	DOUT11:0, HS, VS
1	1	1	0	DOUT11:0
1	1	0	1	DOUT11:0*, HS, VS
1	1	0	0	DOUT13:0*
1	0	1	1	DOUT7:0, HS, VS
1	0	1	0	DOUT7:0
1	0	0	1	DOUT10:0, HS, VS
1	0	0	0	DOUT10:0
0	1	1	1	DOUT11:0*, HS, VS
0	1	1	0	DOUT13:0*
0	1	0	1	DOUT11:0*, HS, VS
0	1	0	0	DOUT13:0*
0	0	1	1	DOUT11:0*, HS, VS
0	0	1	0	DOUT13:0*
0	0	0	1	DOUT11:0*, HS, VS
0	0	0	0	DOUT13:0*

*The bit width is limited by the number of available outputs.

Bus Data Rates

The bus data rate depends on the settings BWS and DBL. <u>Table 4</u> lists the available PCLK rates available for different bus-width settings. For lower PCLK rates, set DBL = 0 (if DBL = 1 in both the serializer and deserializer).

Crossbar Switch

By default, the crossbar switch connects the serializer input pins DIN_ and HS/VS (when HV encoding is used) to the corresponding deserializer output pins DOUT_ and HS/VS when DBL of the serializer and deserializer match. When there is a DBL mismatch use <u>Table 5</u>, <u>Table 66</u>, and <u>Table 7</u> to map the serial bits to the crossbar inputs. Reprogram the crossbar switch when changing the output pin assignments.

Crossbar Switch Programming

Each output pin can be assigned any of the 14 DOUT signals. Multiple outputs can share the same input. To force an output low, and ignore the input, set CROSSBAR_bit = 1110. To force an output high set CROSSBAR = 1111.

Recommended Crossbar Switch Programming Procedure

The following procedure programs the crossbar switch to reassign input/output pin locations:

- For the crossbar output equivalent of DOUT0 (XBO0) select which pin to map (e.g., DOUT4 → XBI4).
- 2) Set the crossbar bits (CROSSBAR0) to the desired selected mapped input (e.g., CROSSBAR0 = 0100).
- 3) Repeat for the other crossbar outputs.

Table 4. Data-Rate Selection Table

DRS	DBL	BWS	PCLK RANGE (MHZ)
0	1	1	25 to 87
0	1	0	33.3 to 116
0	0	1	12.5 to 43.5
0	0	0	16.7 to 58
1*	0	1	6.25 to 12.5
1*	0	0	8.33 to 16.7

*Use DRS = 1 with legacy devices only (MAX92XX).

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT SETTING							0	JTPUT	BITS	(FIRS)	WOR	D)							
DB	HV	BW	CR	DE	SC*	A0	A1	A2	A3	A4	A5	A6	A7	A8	, A9	A10	A11	A12	A13
0	0	Х	Х	0	1	0	1	2	3	4	5	6	7	8	9	10	11	14	15
0	0	Х	Х	1	1	0	1	2	3	4	5	6	7	8	9	10	13	14	15
0	0	Х	Х	Х	2	0	1	2	3	4	5	6	7	8	9	10	11	12	13
0	1	Х	Х	1	1	0	1	2	3	4	5	6	7	8	9	10	13	н	V
0	1	Х	Х	1	2	0	1	2	3	4	5	6	7	8	9	10	11	н	V
0	1	Х	Х	0	1,2	0	1	2	3	4	5	6	7	8	9	10	11	н	V
1	0	0	0	Х	3	0	1	2	3	4	5	6	7	8	9	10	Z	Z	Z
1	0	0	1	Х	3	0	1	2	3	4	5	6	7	Z	Z	Z	Z	Z	Z
1	0	1	0	Х	3	0	1	2	3	4	5	6	7	8	9	10	11	12	13
1	0	1	1	Х	3	0	1	2	3	4	5	6	7	8	9	10	11	Z	Z
1	1	0	0	0	1,2	0	1	2	3	4	5	6	7	8	9	10	Z	HL	VL
1	1	0	0	1	1,2	0	1	2	3	4	5	6	7	8	9	Z	10	HL	VL
1	1	0	1	0	1,2	0	1	2	3	4	5	6	7	Z	Z	Z	Z	HL	VL
1	1	0	1	1	1,2	0	1	2	3	4	5	6	Z	Z	Z	Z	7	HL	VL
1	1	1	0	1	1	0	1	2	3	4	5	6	7	8	9	10	13	HL	VL
1	1	1	0	1	2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	1	1	0	0	1,2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	1	1	1	Х	1,2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL

Table 5. Output Map (DBL = 0 or DBL = 1, First Word)

14-Bit GMSL Deserializer with Coax or STP Cable Input

	BIT SETTING				OUTPUT BITS (SECOND WORD)														
DB	HV	BW	CR	DE	SC*	B0	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13
1	0	0	0	Х	3	11	12	13	14	15	16	17	18	19	20	21	Z	Z	Z
1	0	0	1	Х	3	8	9	10	11	12	13	14	15	Z	Z	Z	Z	Z	Z
1	0	1	0	Х	3	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1	0	1	1	Х	3	12	13	14	15	16	17	18	19	20	21	22	23	Z	Z
1	1	0	0	0	1,2	11	12	13	14	15	16	17	18	19	20	21	Z	нн	VH
1	1	0	0	1	1,2	11	12	13	14	15	16	17	18	19	20	Z	21	нн	VH
1	1	0	1	0	1,2	8	9	10	11	12	13	14	15	Z	Z	Z	Z	нн	VH
1	1	0	1	1	1,2	8	9	10	11	12	13	14	Z	Z	Z	Z	15	нн	VH
1	1	1	0	1	1	15	16	17	18	19	20	21	22	23	24	25	28	нн	VH
1	1	1	0	1	2	15	16	17	18	19	20	21	22	23	24	25	26	HH	VH
1	1	1	0	0	1,2	15	16	17	18	19	20	21	22	23	24	25	26	нн	VH
1	1	1	1	Х	1,2	12	13	14	15	16	17	18	19	20	21	22	23	ΗΗ	VH

Table 6. Output Map (DBL = 1, Second Word)

Table 7. Legend

BIT S	ETTINGS		MAPPED SYNC OUTPUTS
DB	Double mode bit DBL	Н	HSYNC (when DBL = 0)
HV	H/V Encoding bit HVEN	V	VSYNC (when DBL = 0)
BW	BWS bit	D	DE (when DBL = 0)
_	_	HH	HSYNC (high word, DBL = 1)
CR	PXL_CRC bit	VH	VSYNC (high word, DBL = 1)
DE	DEEN	DH	DE (high word, DBL = 1)
SC*	HV_SRC (dec)	HL	HSYNC (low word, DBL = 1)
Х	1 or 0	VL	VSYNC (low word, DBL = 1)
BIT	COLOR	DL	DE (low word, DBL = 1)
	Sync Bits	#	Serial Bits
	Output on first word	Z	Zero
	Output on second word		
	Zero		

*HV_SRC is automatically set by default. MAX96705 mode automatically sets HV_SRC to 0, 1, or 3 according to the other bit settings above. MAX96707 mode automatically sets HV_SRC to 0, 2, or 3 according to the other bit settings above.

Control-Channel Interfaces

l²C

Set I2CSEL = 1 to configure the control channel for I²C-to-I²C mode. In this mode, the control channel forwards I²C commands from the microcontroller side to the other side of the GMSL link. The remote device acts as an I²C master to the other peripherals connected to the remote side device. I²C-to-I²C mode uses clock stretching to hold the microcontroller until the data and the acknowledge/no-acknowledge have been sent across the link.

I²C Bit Rate

The I²C interface accepts bit rates from 9.6kbps to 1Mbps. The local I²C rate is set by the microcontroller. The remote I²C rate is set by the remote device. By default the control channel is set up for a 400kbps-to-I²C bit rate. Program the I²C_MSTBT and SLV_SH bits (register 0x0D) to match the desired microcontroller I²C rate.

Software Programming of the Device Addresses

The serializer and deserializer have programmable device addresses. This allows multiple GMSL devices, along with I²C peripherals, to coexist on the same control channel. The serializer device address is in register 0x00 of each device, while the deserializer device address is in register 0x01 of each device. To change a device address, first write to the device whose address changes (register 0x00 of the serializer for serializer device address change, or register 0x01 of the deserializer for deserializer device address change). Then write the same address into the corresponding register on the other device (register 0x00 of the deserializer for serializer device address change, or register 0x01 of the serializer device address change, or register 0x01 of the serializer for deserializer device address change).

I²C Address Translation

The device supports I²C address translation for up to two device addresses. Use address translation to assign unique device addresses to peripherals with limited I²C addresses. Source addresses (address to translate from) are stored in registers 0x09 and 0x0B. Destination addresses (address to translate to) are stored in registers 0x0A and 0x0C.

Configuration Blocking

The device can block changes to its registers. Set CFGBLOCK to make all registers read only. Once set, the registers remain blocked until the supplies are removed or until PWDNB is low.

Cascaded/Parallel Devices

GMSL supports cascaded and parallel devices connected through I²C. When cascading or using parallel links, all I²C commands are forwarded to all links. Each link attempts to hold the control channel until it receives an acknowledge/non-acknowledge from the remote side device. It is important to keep the control channel active between links in order to prevent timeout. If a link is unused, keep the control channel clear by turning on the configuration link, disconnecting the I²C lines, or powering down the unused device.

Dual µC Control

Most systems use a single microcontroller; however, μ Cs can reside on each side simultaneously and trade off running the control channel. Contention occurs if both μ Cs attempt to use the control channel at the same time. It is up to the user to prevent this contention by implementing a higher-level protocol. In addition, the control channel does not provide arbitration between I²C masters on both sides of the link. An acknowledge frame is not generated when communication fails due to contention. If communication across the serial link is not required, the μ Cs can disable the forward and reverse control channel using the FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the serializer/deserializer. Communication across the serial link is stopped and contention between μ Cs cannot occur.

14-Bit GMSL Deserializer with Coax or STP Cable Input

UART

Set I2CSEL = 0 to configure the control channel for UART or UART to I²C. In this mode, the control channel forwards UART commands from the microcontroller side to the other side of the GMSL link. When INTTYPE = 00, the remote device acts as an I²C master to the other peripherals connected to the remote side device. UART-to-I²C mode does not support devices that use clock stretching.

Base Mode

In base mode, UART packets control the serializer, deserializer and attached peripherals.

UART Timing

In base mode, the UART idles high (through a pullup resistor). Each GMSL-UART byte consists of a START bit, 8 data bits, an even-parity bit and a stop bit (Figure 19). Keep the idle time between bytes of the same UART packet to less than 4 bit times. The GMSL-UART protocol is listed in Figure 20. A write packet consists of a SYNC byte (Figure 21). Device address byte, Starting register address byte, number of bytes to write, and the data bytes. The slave device responds with an acknowledge byte (Figure 22) if the write was successful. A Read packet consists of a SYNC byte, Device address byte, Starting register address byte, and number of bytes to read. The slave device responds with an acknowledge byte and the read data bytes.



Figure 19. GMSL-UART Data Format for Base Mode



Figure 20. GMSL-UART Protocol for Base Mode



D0 D1 D2 D3 D5 D6 D7 D4 START 0 0 0 0 1 1 PARITY STOP 1 1

Figure 21. SYNC Byte (0x79)

Figure 22. ACK Byte (0xC3)

14-Bit GMSL Deserializer with Coax or STP Cable Input

UART-to-I²C Conversion

When using the UART control channel, the remote-side device can communicate to I²C peripherals through UART-to-I²C conversion. Set the INTTYPE bits in the remote side device to "00" to activate UART-to-I²C conversion. The converted I²C bit rate is the same as the incoming UART bit rate. I²C peripherals must not use clock stretching in order to be compatible with UART-to-I²C conversion.

There are two possible methods the devices use to convert UART to I²C. In the first method, I2CMETHOD = 0. The register address is sent with the I²C communication (*Figure 23*). For devices that do not use a register address (such as the MAX7324) set I2CMETHOD = 1 and send a dummy byte in place of the register address (*Figure 24*). In this method, the remote device omits sending the register address.



Figure 23. Format Conversion Between GMSL UART and I^2C with Register Address (I2CMETHOD = 0)



Figure 24. Format Conversion Between GMSL UART and I^2C without Register Address (I2CMETHOD = 1)

14-Bit GMSL Deserializer with Coax or STP Cable Input

Table 8. Default-Device Address

D7	D6	D5	D4	D3	D2	D1	D0
1	ADD3	ADD2	1	ADD1	ADD0	0	R/W

Note: ADD[3:0] pin settings latched at power-up.

UART Bypass Mode

In UART bypass mode, the control channel acts as a full-duplex 9.6kbps to 1Mbps link that forwards UART commands across the serial link without responding to the packets themselves. Set MS high to enter bypass mode (wait 1ms after setting bypass mode if the μ C is connected on the deserializer side). Bypass uses bit rates from 9.6kbps to 1Mbps. Do not send a logic-low value longer than 100µs when using the GPI/GPO functionality.

Device Address

The SerDes have a 7-bit-long slave address stored in registers 0x00 and 0x01. The bit following a 7-bit slave address is the R/W bit, which is low for a write command and high for a read command. External inputs determine the default slave address as shown in <u>Table 8</u>. After startup, a μ C can reprogram the slave address as needed.

Cable Equalizer

By default, the cable equalizer is enabled and set to Adaptive mode. Set $AEQ_EN = 0$ to switch to manual EQ mode. EQTUNE determines the boost level in manual EQ mode (see <u>Table 9</u>). Set EN_EQ = 0 to disable all equalization (manual or automatic).

The auto-equalization level is determined during seriallink locking. Set AEQ_MAN_TRG_REQ = 1 to re-trigger auto equalization. Set AEQ_PER_MODE = 1 to set up periodic AEQ.

ERRB Output

The deserializer has an open-drain ERRB output. This output asserts low whenever any of the following conditions occur:

 The number of detected errors exceeds the error thresholds during normal operation. Read DET_ERR, set auto-error reset, or re-lock the link to clear.

Table 9. Cable-Equalizer Boost Levels

BOOST SETTING (MANUAL AND ADAPTIVE EQ)	TYPICAL BOOST GAIN AT 750MHZ (DB)
0000	1.6
0001	2.1
0010	2.8
0011	3.5
0100	4.3
0101	5.2
0110	6.3
0111	7.3
1000	8.5
1001	9.7 Power-up default for Manual EQ*
1010	11.0
1011	12.2

*Automatic EQ is enabled by default.

Additional conditions that set ERRB (disabled by default) include:

 Insufficient boost at maximum boost setting (set UNDERBST_DET_EN = 1). Retrigger the equalization calibration to clear.

Auto-Error Reset

The default method to reset errors is to read the respective error counter registers in the deserializer. Auto-error reset clears the error counters DET_ERR ~1µs after ERR goes low. Auto-error reset is disabled on power-up. Enable auto-error reset through ERR_RST. Auto-error reset does not run when the device is in PRBS test mode.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Board Layout

Power-Supply Circuits and Bypassing

The deserializer uses an AVDD and DVDD of 1.7V to 1.9V. All inputs and outputs, except for the serial input, derive power from an IOVDD of 1.7V to 3.6V that scales with IOVDD. Proper voltage-supply bypassing is essential for high-frequency circuit stability.

High-Frequency Signals

Separate the LVCMOS logic signals and CML/coax high-speed signals to prevent crosstalk. Use a four-layer PCB with separate layers for power, ground, CML/coax, and LVCMOS logic signals. Layout STP PCB traces close to each other for a 100 Ω differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50 Ω PCB traces do not have 100 Ω differential impedance when brought close together—the impedance goes down when the traces are brought closer. Use a 50 Ω trace for the single-ended output when driving coax. Route the PCB traces for differential CML in parallel to maintain the differential characteristic impedance. Avoid vias. Keep PCB traces that make up a differential pair equal in length to avoid skew within the differential pair.

ESD Protection

ESD tolerance is rated for Human Body Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. The serial outputs are rated for ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All pins are tested for the Human Body Model. The Human Body Model discharge components are CS = 100pF and RD = $1.5k\Omega$ (Figure 25). The IEC 61000-4-2 discharge components are CS = 150pF and RD = 330Ω (Figure 26). The ISO 10605 discharge components are CS = 330pF and RD = $2k\Omega$ (Figure 27).



Figure 25. Human Body Model ESD Test Circuit



Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit



Figure 27. ISO 10605 Contact Discharge ESD Test Circuit

DESERIALIZER FEATURE	GMSL SERIALIZER
HSYNC/VSYNC encoding	If feature not supported in the serializer, turn off in the deserializer.
l ² C-to-l ² C	If feature not supported in the serializer, use UART-to-I2C or UART-to-UART.
CRC error detection	If feature not supported in the serializer, turn off in the deserializer.
Double input	If feature not supported in the serializer, data is output as a single word at half the input frequency. Use Crossbar switch to correct input mapping.
Соах	If feature not supported in the serializer, connect unused serial input through 200nF and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
I ² S encoding	If supported in the serializer, disable I ² S in the serializer
High-immunity mode	If feature not supported in the serializer, turn off in the deserializer.

Table 10. Feature Compatibility

Compatibility with Other GMSL Devices

The MAX96708 is designed to pair with the MAX96705–MAX96711 family of SerDes devices, but interoperates with any GMSL device. See <u>Table 10</u> for operating limitations.

Device Configuration and Component Selection

Internal Input Pulldowns

The control and configuration inputs include a pulldown resistor to GND. External pulldown resistors are not needed.

Multifunction Inputs

The device has several inputs/outputs that function both as a parallel input/output and as a configuration pin. On power-up, or when reverting from a power-down state, the pins act as configuration inputs. After latching the input state, the configuration inputs become parallel digital input/outputs. Connect a configuration input through a $30k\Omega$ resistor to IOVDD to set a high level. Leave the configuration input open to set a low level.

I²C/UART Pullup Resistors

The I²C and UART open-drain lines require a pullup resistor to provide a logic-high level. There are tradeoffs between power dissipation and speed, and a compromise may be required when choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I²C specifies 300ns rise times (30% to 70%) for fast mode, which is defined for data rates up to 400kbps. See the I²C specifications in the I²C/UART Port Timing section in the *AC Electrical Characteristics* table for details. To meet the fast-mode rise-time requirement, choose the pullup resistors so that rise time t_R = 0.85 x R_{PULLUP} x C_{BUS} <

300ns. The waveforms are not recognized if the transition time becomes too slow. GMSL supports $I^2C/UART$ rates up to 1Mbps (UART-to-I²C mode) and 400kbps (I²C-to-I²C mode).

AC-Coupling Capacitors

Voltage droop and the digital sum variation (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is fixed, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the CML/coax receiver termination resistor (R_{TR}), the CML/coax driver termination resistor (R_{TD}), and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is (C x (R_{TD} + R_{TR}))/4. R_{TD} and R_{TR} are required to match the transmission line impedance (usually 1000 differential, 50Ω single-ended). This leaves the capacitor selection to change the system time constant. Use 0.22µF or larger high-frequency surface-mount ceramic capacitors, with sufficient voltage rating to withstand a short to battery, to pass the lower-speed reverse control-channel signal. Use capacitors with a case size less than 3.2mm x 1.6mm to have lower parasitic effects to the high-speed signal.

Cables and Connectors

Interconnect for CML typically has a differential impedance of 100 Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Coax cables typically have a characteristic impedance of 50 Ω (contact the factory for 75 Ω operation). <u>Table 11</u> lists the suggested cables and connectors used in the GMSL link.

14-Bit GMSL Deserializer with Coax or STP Cable Input

VENDOR	CONNECTOR	CABLE	TYPE
Rosenberger	59S2AX-400A5-Y	Dacar 302	Coax
Rosenberger	D4S10A-40ML5-Z	Dacar 535-2	STP
Nissei	GT11L-2S	F-2WME AWG28	STP
JAE	MX38-FF	A-BW-Lxxxxx	STP

PRBS

The serializer includes a PRBS pattern generator that works with bit-error verification in the deserializer. To run the PRBS test, set PRBSEN = 1 (0x04, D5) in the deserializer, then in the serializer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the serializer. The deserializer automatically ends PRBS checking and sets the PRBS_OK bit high. Note that during PRBS mode, the remote control channel is not available except to exit PRBS mode if I2C_LOC_ACK = 1; otherwise, the remote control channel is not available at all.

To run the PRBS with a 3Gbps SerDes, first set the PRBS_TYPE bit = 0 in the MAX967XX. Then set PRBSEN = 1 (0x04, D5) in the serializer, then in the deserializer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the deserializer, then in the serializer.

During PRBS test, ERRB function changes to reflect PRBS errors only. ERRB goes low when any PRBS errors occur. ERRB goes high when the PRBS error counter is reset when PRBS_ERR is read. Normal ERRB function resumes when exiting the PRBS test.

GPI/GPO

GPO on the serializer follows GPI transitions on the deserializer. By default, the GPI-to-GPO delay is 0.35ms (max). Keep the time between GPI transitions to a minimum 0.35ms. GPI_IN the deserializer stores the GPI input state. GPO is low after power-up. The μ C can set GPO by writing to the SET_GPO register bit. Do not send a logic-low value on the deserializer RX/SDA input (UART mode) longer than 100µs in either base or bypass mode to ensure proper GPO/GPI functionality.

Fast Detection of Loss-of-Lock

A measure of link quality is the recovery time from loss of synchronization. The host can be quickly notified of loss-of-lock by connecting the deserializer's LOCK output to the GPI input. If other sources use the GPI input, such as a touch-screen controller, the μ C can implement a routine to distinguish between interrupts from loss-of-sync and

normal interrupts. Reverse control-channel communication does not require an active forward link to operate and accurately tracks the LOCK status of the GMSL link. LOCK asserts for video link only and not for the configuration link.

Providing a Frame Sync (Camera Applications)

The GPI and GPO provide a simple solution for camera applications that require a frame sync signal from the ECU (e.g., surround-view systems). Connect the ECU frame sync signal to the GPI input and connect the GPO output to the camera-frame sync input. GPI/GPO have a typical delay of 275 μ s. Skew between multiple GPI/GPO channels is 115 μ s (max). If a lower-skew signal is required, connect the camera's frame-sync input to one of the serializer's GPIOs and use an I²C broadcast write command to change the GPIO output state. This has a maximum skew of 1.5 μ s, independent from the used I²C bit rate.

Entering/Exiting Sleep Mode

The procedure for entering and exiting sleep mode depends on the location of the microcontroller, and the type of control-channel interface used. If wake-up from a remoteside (serializer-side) microcontroller is not needed or desired, set the DIS_RWAKE bit = 1 to shut down remote wake-up for further power savings.

When the microcontroller is on the deserializer side, first put the serializer to sleep, or disable serialization. Next, set SLEEP = 1 in deserializer. The device sleeps after 8ms. To wake up the device, send an arbitrary control-channel command to the deserializer (the device will not send an acknowledge), wait for 5ms for the chip to power up and then set SLEEP = 0 to make the wake-up permanent.

When μ C is on the serializer side, set SLEEP = 1 in deserializer. Next, disable serialization. The device sleeps after 8ms. To wake up the deserializer, reenable serialization. The deserializer wakes up and clears its SLEEP bit when it locks to the serializer.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Typical Application Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX96708GTJ+	-40°C to +115°C	32 TQFN-EP*
MAX96708GTJ+T	-40°C to +115°C	32 TQFN-EP*
MAX96708GTJ/V+	-40°C to +115°C	32 TQFN-EP*
MAX96708GTJ/V+T	-40°C to +115°C	32 TQFN-EP*

N denotes an automotive qualified product.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

T = Tape and reel.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	—
1	3/17	Various updates, beginning with Absolute Maximum Ratings	7, 29, 33, 38, 40, 62, 63, 65, 66

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9