SKY13550-667LF: 0.4 to 3.8 GHz DP8T (SP4T/SP4T) Main/Receive Diversity Switch with MIPI RFFE Interface for Carrier Aggregation

Applications

- 3G/4G multimode cellular handsets (UMTS and CDMA2000)
- Carrier aggregation diversity

Features

- Broadband frequency range: 0.4 to 3.8 GHz
- Single, positive DC power supply (2.5 to 4.8 V)
- Excellent Band 13 2nd harmonic performance
- Excellent Band 17 3rd harmonic performance
- Integrated, programmable MIPI interface using separate registers for ANT_A and ANT_B bands
- Dual antenna ports can be connected externally to a diplexer
- Small QFN (14-pin, 1.6 x 2.0 x 0.55 mm) package (MSL1, 260 °C per JEDEC J-STD-020)

Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green™*, document number SQ04–0074.

Description

The SKY13550-667LF is a dual single-pole, four-throw (2xSP4T) Mobile Industry Processor Interface (MIPI) controlled antenna switch designed specifically for receive diversity in carrier aggregation applications.

The 2xSP4T switch is optimized for broadband performance. Using advanced switching technologies, the SKY13550-667LF maintains low insertion loss and high isolation for all switching paths. The high linearity performance and low insertion loss achieved by the SKY13550-667LF makes it an ideal choice for carrier aggregation applications. The switch also exhibits excellent second/third order intermodulation distortion (IMD2/IMD3) performance.


Figure 1. SKY13550-667LF Block Diagram

Switching is controlled by an integrated MIPI decoder. The two switches can be configured independently. There are separate registers for each SP4T. No external DC blocking capacitors are required on the RF paths as long as no DC voltage is applied to those paths.

The SKY13550-667LF is manufactured in a compact, 1.6 x 2.0 x 0.55 mm, 14-pin surface-mount Quad Flat No-Lead (QFN) package.

A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.

Figure 2. SKY13550-667LF Pinout
(Top View)

Table 1. SKY13550-667LF Signal Descriptions[1]

Pin	Name	Description	Pin	Name	Description
1	TRXB1	ANT_B transmit/receive arm 1	8	SCLK	Clock
2	TRXB2	ANT_B transmit/receive arm 2	9	TRXA4	ANT_A transmit/receive arm 4
3	TRXB3	ANT_B transmit/receive arm 3	10	TRXA3	ANT_A transmit/receive arm 3
4	TRXB4	ANT_B transmit/receive arm 4	11	TRXA2	ANT_A transmit/receive arm 2
5	VDD	DC supply voltage	12	TRXA1	ANT_A transmit/receive arm 1
6	VIO	MIPI interface DC voltage	13	ANT_A	Antenna A port
7	SDATA	Data	14	ANT_B	Antenna B port

[1] Bottom ground paddles must be connected to ground.

Electrical and Mechanical Specifications

The absolute maximum ratings of the SKY13550-667LF are provided in Table 2. Electrical specifications are provided in Tables 3 and 4.

IMD2 and IMD3 test conditions for various frequencies are listed in Tables 5 and 6, respectively.

Figure 3 illustrates the test setup used to measure intermodulation products. This industry standardized test is used to simulate the WCDMA linearity of the antenna switch. A +20 dBm Continuous Wave (CW) signal, f_{FUND}, is sequentially applied to the TRX ports, while a −15 dBm CW blocker signal, f_{BLK}, is applied to the ANT port.

The resulting third order intermodulation distortion (IMD3), f_{RX}, is measured over all phases of f_{FUND}. The SKY13550-667LF exhibits exceptional performance for all RF ports.

Table 7 describes the register content and programming read/write sequences. Refer to the *MIPI Alliance Specification for RF Front-End Control Interface (RFFE)*, v1.10 (26 July 2011) for additional information on MIPI programming sequences and MIPI bus specifications.

Figure 4 provides the timing diagram for register write commands. Figure 5 provides the timing diagram for register read commands.

Register descriptions and programming information is provided in Table 8. Tables 9 and 10 provide the Register_0 and Register_1 logic, respectively.

Table 2. SKY13550-667LF Absolute Maximum Ratings[1]

Parameter	Symbol	Minimum	Maximum	Units
Supply voltage	V_{DD}	2.5	5.0	V
Digital control signal	VIO		2	V
SCLK port voltage	SCLK		VIO	V
SDATA port voltage	SDATA		VIO	V
LTE input power	P_{IN}		+31	dBm
Storage temperature	T_{STG}	−55	+150	°C
Operating temperature	T_{OP}	−30	+90	°C

[1] Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

CAUTION*: Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times.*

Table 3. SKY13550-667LF RF Electrical Specifications[1] (1 of 2)
(V$_{DD}$ = 2.85 V, T$_{OP}$ = +25 °C, Characteristic Impedance [Z$_0$] = 50 Ω, Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Operating frequency	f		0.4		3.8	GHz
Insertion loss	IL	ANT_A to any TRXA port, ANT_B to any TRXB port:				
		400 to 824 MHz		0.35	0.55	dB
		824 to 960 MHz		0.4	0.6	dB
		1427 to 1511 MHz		0.5	0.7	dB
		1710 to 2170 MHz		0.65	0.8	dB
		2170 to 2690 MHz		0.8	0.95	dB
		3400 to 3800 MHz		1.4	1.6	dB
Isolation	Iso	ANT_A to any OFF TRXA port, ANT_B to any OFF TRXB port:				
		Up to 787 MHz	33	36		dB
		Up to 960 MHz	32	34		dB
		Up to 1511 MHz	25	29		dB
		Up to 1990 MHz	24	27		dB
		Up to 2170 MHz	23	26		dB
		Up to 2690 MHz	21	23		dB
		Up to 3800 MHz	17	19		dB
		ANT_A to any TRxB port, ANT_B to any TRxA port:				
		Up to 704 MHz	41	43		dB
		Up to 960 MHz	39	41		dB
		Up to 1511 MHz	35	37		dB
		Up to 1990 MHz	33	35		dB
		Up to 2170 MHz	32	34		dB
		Up to 2690 MHz	30	32		dB
		Up to 3800 MHz	25	27		dB
		ANT_A to ANT_B:				
		400 to 960 GHz	32	34		dB
		1427 to 1511 MHz	28	30		dB
		1710 to 1980 GHz	26	28		dB
		1980 to 2690 MHz	23	25		dB
		3400 to 3800 GHz	20	22		dB

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

4   January 20, 2016 • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice • 203284E

Table 3. SKY13550-667LF RF Electrical Specifications[1] (2 of 2)
(V_{DD} = 2.85 V, T_{OP} = +25 °C, Characteristic Impedance [Z_0] = 50 Ω, Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
ON state match	VSWR	400 to 2170 MHz		1.2:1	1.5:1	
Second order intermodulation distortion	IMD2	See Table 5		−110	−105	dBm
Third order intermodulation distortion	IMD3	See Table 6		−110	−105	dBm
Low band 2nd and 3rd harmonic	2fo, 3fo	Any TRX port, P_{IN} = +25 dBm, f = 900 MHz		−70	−65	dBm
Low band 2nd and 3rd harmonic	2fo, 3fo	Any TRX port, P_{IN} = +25 dBm, f0 = 900 MHz, VSWR = 5:1		−65	−60	dBm
Mid band 2nd and 3rd harmonic	2fo, 3fo	Any TRXA and any TRXB port, P_{IN} = +26 dBm, f1 = 1462 MHz, f2 = 1910 MHz		−70	−65	dBm
Mid band 2nd and 3rd harmonic	2fo, 3fo	Any TRXA and any TRXB port, P_{IN} = +26 dBm, , f1 = 1462 MHz, f2 = 1910 MHz, VSWR =5:1		−63	−60	dBm
High band 2nd and 3rd harmonic	2fo, 3fo	Any TRXA and any TRXB port, P_{IN} = +25 dBm, fo = 2690 MHz		−70	−65	dBm
High band 2nd and 3rd harmonic	2fo, 3fo	Any TRXA and any TRXB port, P_{IN} = +25 dBm, fo = 2690 MHz, VSWR = 5:1		−62	−60	dBm
Band 13 2nd harmonic	2fo	Any TRX port, P_{IN} = +25 dBm, f0 = 777 to 787 MHz		−81		dBm
Band 17 3rd harmonic	3fo	Any TRX port, P_{IN} = +25 dBm, f = 707 MHz		−80		dBm
Turn-on time	tON	From application of VDD and VIO, or transition from low power mode		4	10	μs
Wake-up time	tw	From isolation state		2	5	μs
Switching speed	ts	Any state to any other state		2	5	μs

[1] Performance is guaranteed only under the conditions listed in this table.

Table 4. SKY13550-667LF DC Electrical Specifications[1]
(V_DD = 2.85 V, VIO = 1.8 V, T_OP = +25 °C, Characteristic Impedance [Z_0] = 50 Ω, Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Supply voltage	V_DD		2.50	2.85	4.8	V
Supply current, active mode	I_DD			50	100	µA
Interface supply voltage level	VIO		1.65	1.80	1.95	V

Digital data and clock signals:
   High
   Low
	SDATA, SCLK		$0.8 \times VIO$
			0
					VIO
					$0.2 \times VIO$
						V
						V

Interface supply current	I_VIO			5	50	µA

[1] Performance is guaranteed only under the conditions listed in this table.

Table 5. IMD2 Test Conditions

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker, Low (MHz)	Frequency Blocker, High (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		190	4090		2140.0
2	1880.0		80	3840		1960.0
4	1732.0		400	3864		2132.0
5	836.5	+20	45	1718	−15	881.5
7	2535.0		120	5190		2655.0
8	897.0		45	1839		942.0
11/21	1452.0			2952		1500

Table 6. IMD3 Test Conditions

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		1760.0		2140.0
2	1880.0		1800.0		1960.0
4	1732.0		1332.0		2132.0
5	836.5	+20	791.5	−15	881.5
7	2535.0		2415.0		2655.0
8	897.0		852.0		942.0
11/21	1452		1404		1500

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

6   January 20, 2016 • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice • 203284E

f_{BLK}
1760 MHz,
−15 dBm

f_{FUND}
1950 MHz,
+20 dBm

f_{RX}
2140 MHz,
Measure Tone

Signal Generator
f_{FUND} = 1950 MHz,
+20 dBm

Circulator

Coupler to Monitor
Input Power

1950 MHz
Bandpass Filter

Duplexer

Phase Shifter

Skyworks Switch
f_{FUND} = +20 dBm
f_{BLK} = −15 dBm

Circulator

1760 MHz
Bandpass Filter

Signal Generator
f_{BLK} = 1760 MHz,
−15 dBm

Spectrum Analyzer
f_{RX} = 2140 MHz

203284D-003

Figure 3. Typical Third Order Intermodulation Test Setup

Table 7. Command Sequence Bit Definitions

Type	SSC	C11-C8	C7	C6-C5	C4	C3-C0	Parity Bits	BPC	Extended Operation					
									DA7(1)-DA0(1)	Parity Bits	BPC	DA7(n)-DA0(n)	Parity Bits	BPC
Reg_0 Write, Short Command	Y	SA[3:0]	1b	Data[6:5]	Data[4]	Data[3:0]	Y	Y	–	–	–	–	–	–
Reg_0 Write, Long Command	Y	SA[3:0]	0	10b	Addr[4]	Addr[3:0]	Y	–	Data[7:0]	–	–	–	Y	Y
Reg_1 Write	Y	SA[3:0]	0	10b	Addr[4]	Addr[3:0]	Y	–	Data[7:0]	–	–	–	Y	Y
Reg Read	Y	SA[3:0]	0	11b	Addr[4]	Addr[3:0]	Y	Y	Data[7:0]	–	–	–	Y	Y

Legend:
SSC = Sequence start command   DA = Data/address frame bits   BC = Byte count (number of consecutive addresses)
C = Command frame bits   BPC = Bus park cycle

Figure 4. Register Write Command Timing Diagram

Figure 5. Register Read Command Timing Diagram

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

8   January 20, 2016 • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice • 203284E

Table 8. Register Description and Programming[1]

Register				
Name	Address (Hex)	Parameter	Description	Default (Binary)
Register_0	0000	MODE_CTRL	Bits[6:0]: See Table 10 for logic	0000000
Register_1	0001	MODE_CTRL	Bits[7:0]: See Table 11 for logic	00000000
PM_TRIG (Note 1)	001C	PWR_MODE	Bits[7:6]: 00 = Normal operation (active) 01 = Default settings (startup) 10 = Low power (low power) 11 = Reserved	00
		Trigger_Mask_2	Bit[5]: If this bit is set, trigger 2 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 2, the data goes directly to the destination register.	0
		Trigger_Mask_1	Bit[4]: If this bit is set, trigger 1 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 1, the data goes directly to the destination register.	0
		Trigger_Mask_0	Bit[3]: If this bit is set, trigger 0 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 0, the data goes directly to the destination register.	0
		Trigger_2	Bit[2]: If this bit is set, data is loaded into the trigger 2 registers.	0
		Trigger_1	Bit[1]: If this bit is set, data is loaded into the trigger 1 registers.	0
		Trigger_0	Bit[0]: If this bit is set, data is loaded into the trigger 0 registers.	0
PRODUCT_ID	001D	PRODUCT_ID	Bits[7:0]: This is a read-only register. However, during the programming of the Unique Slave Identifier (USID), a write command sequence is performed on this register but the value is not changed.	11010011
MANUFACTURER_ID	001E	MANUFACTURER_ID	Bits[7:0]: Read-only register	10100101
MAN_USID	001F	Reserved	Bits[7:6]: Reserved	00
		MANUFACTURER_ID	Bits[5:4]: Read-only register	01
		USID	Bits[3:0]: Programmable USID. A write to these bits programs the USID.	1010

[1] Unlike the complete independence between triggers 0, 1, and 2, and also between the associated trigger masks 0, 1, and 2, respectively, as described in the MIPI RFFE Specification, this device uses additional interactions between the provided trigger functions.

The delayed application of updated data to all triggerable registers in this device may be accomplished using any of the three triggers (0, 1, or 2), provided that the particular trigger used is not currently masked off. If multiple triggers are enabled, any or all of those are sufficient to cause the data to be transferred from shadow registers to destination registers for all triggerable registers in the device.

It is also necessary to disable all three triggers (i.e., set all three trigger masks) to ensure that data written to any triggerable register will immediately be written to the destination register at the conclusion of the RFFE command sequence where the data is written.

Table 9. Register_0 Truth Table (ANT_B)

ON State	Register 0 Bits							
	D7	D6	D5	D4	D3	D2	D1	D0
All isolation				0	0	0	0	0
TRXB1				0	0	0	0	1
TRXB2				0	0	0	1	0
TRXB3			μ	0	0	0	1	1
TRXB4				0	0	1	0	0
Isolation				0	0	1	0	1
Isolation				0	0	1	1	0
Isolation				0	0	1	1	1
TRXB4				0	1	0	0	0
TRXB3				0	1	0	0	1
TRXB2				0	1	0	1	0
TRXB1				0	1	0	1	1
TRXB4				0	1	1	0	0
TRXB3				0	1	1	0	1
TRXB2				0	1	1	1	0
TRXB1				0	1	1	1	1
TRXB4+3				1	0	0	0	0
TRXB4+2				1	0	0	0	1
TRXB4+1				1	0	0	1	0
TRXB3+2				1	0	0	1	1
TRXB3+1				1	0	1	0	0
TRXB2+1				1	0	1	0	1
All isolation				1	0	1	1	0
All isolation				1	0	1	1	1
All isolation				1	1	0	0	0
All isolation				1	1	0	0	1
All isolation				1	1	0	1	0
All isolation				1	1	0	1	1
All isolation				1	1	1	0	0
All isolation				1	1	1	0	1
All isolation				1	1	1	1	0
All isolation				1	1	1	1	1

Table 10. Register_1 Truth Table (ANT_A)

Mode	Register 1 Bits							
	D7	D6	D5	D4	D3	D2	D1	D0
All isolation				0	0	0	0	0
TRXA1				0	0	0	0	1
TRXA2				0	0	0	1	0
TRXA3				0	0	0	1	1
TRXA4				0	0	1	0	0
Isolation				0	0	1	0	1
Isolation				0	0	1	1	0
Isolation				0	0	1	1	1
TRXA4				0	1	0	0	0
TRXA3				0	1	0	0	1
TRXA2				0	1	0	1	0
TRXA1				0	1	0	1	1
TRXA4				0	1	1	0	0
TRXA3				0	1	1	0	1
TRXA2				0	1	1	1	0
TRXA1				0	1	1	1	1
TRXA4+3				1	0	0	0	0
TRXA4+2				1	0	0	0	1
TRXA4+1				1	0	0	1	0
TRXA3+2				1	0	0	1	1
TRXA3+1				1	0	1	0	0
TRXA2+1				1	0	1	0	1
All isolation				1	0	1	1	0
All isolation				1	0	1	1	1
All isolation				1	1	0	0	0
All isolation				1	1	0	0	1
All isolation				1	1	0	1	0
All isolation				1	1	0	1	1
All isolation				1	1	1	0	0
All isolation				1	1	1	0	1
All isolation				1	1	1	1	0
All isolation				1	1	1	1	1

Evaluation Board Description

The SKY13550-667LF Evaluation Board is used to test the performance of the SKY13550-667LF DP8T Switch. An Evaluation Board schematic diagram is provided in Figure 6. A recommended ESD protection circuit diagram is provided in Figure 7. An assembly drawing for the Evaluation Board is shown in Figure 8.

Package Dimensions

The PCB layout footprint for the SKY13550-667LF is provided in Figure 9. Typical part markings are shown in Figure 10. Package dimensions are shown in Figure 11, and tape and reel dimensions are provided in Figure 12.

Package and Handling Information

Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY13550-667LF is rated to Moisture Sensitivity Level 1 (MSL1) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *Solder Reflow Information*, document number 200164.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.

203284D-006

Figure 6. SKY13550-667LF Evaluation Board Schematic

Figure 7. SKY13550-667LF Recommended ESD Protection Circuits

Figure 8. SKY13550-667LF Evaluation Board Assembly Diagram

4X 0.200

Pin 14

Pin 1 Indicator
0.200 X 0.200

Pin 1

10X 0.500

14X Exposed
Solder Area

0.600

4X 0.700

4X 0.400

4X 0.800

14X 0.200

14X 0.300

0.500

Dimensions are in millimeters

203284D-009

Figure 9. SKY13550-667LF PCB Layout Footprint
(Top View)

Skyworks
Part Number

Supplier Code
(First Character)

SKY50

XXXXX

XXXX is for QYL Code
Character 1 = Q/Y Code
Characters 2, 3, and 4 = Lot Code

Pin 1
Indicator

203284D-010

Figure 10. Typical Part Markings
(Top View)

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

14   January 20, 2016 • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice • 203284E

Notes:

1. Dimensions and tolerances according to ASME Y14.5M-1994.
2. Unless otherwise specified, all measurements are in millimeters.
3. Coplanarity applies to the terminals and all other bottom surface metallization.
4. Plating requirement per source control drawing (SCD) 2504.
5. Dimension applies to metallized terminal. If the terminal has a radius on its end, the width dimension should not be measured in that radius area.

Tolerances on decimals:
.x = ± 0.1
.xx = ± 0.05
.xxx = ±0.025

Tolerances on angles:
± 0.5°

Detail A

Scale 100X
3X This Rotation
3X Rotated 180°
4X Rotated 90° CW
4X Rotated 90° CCW

203284D-011

Figure 11. SKY13550-667LF Package Dimensions

Section B

Notes:

1. Carrier tape material: black conductive polystyrene or polycarbonate.
2. Cover tape material: transparent conductive.
3. ESD surface resistivity shall be ≤1 x 10¹⁰ Ohms/square per EIA, JEDEC TNR specification.
4. 10-sprocket hole pitch cumulative tolerance: ±0.20 mm.
5. Ao and Bo measured on plane 0.30 mm above the bottom of the pocket.
6. All dimensions are in millimeters.

Section A

203284D-012

Figure 12. SKY13550-667LF Tape and Reel Dimensions

Ordering Information

Model Name	Manufacturing Part Number	Evaluation Board Part Number
SKY13550-667LF: 0.4 to 3.8 GHz DP8T Switch	SKY13550-667LF	SKY13550-667LF-EVB

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com

16   January 20, 2016 • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice • 203284E

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное   производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:
moschip.ru	moschip.ru_6
moschip.ru_4	moschip.ru_9