

#### **DATA SHEET**

# SKY13550-667LF: 0.4 to 3.8 GHz DP8T (SP4T/SP4T) Main/Receive Diversity Switch with MIPI RFFE Interface for Carrier Aggregation

# **Applications**

- 3G/4G multimode cellular handsets (UMTS and CDMA2000)
- · Carrier aggregation diversity

#### **Features**

- Broadband frequency range: 0.4 to 3.8 GHz
- Single, positive DC power supply (2.5 to 4.8 V)
- Excellent Band 13 2nd harmonic performance
- Excellent Band 17 3rd harmonic performance
- Integrated, programmable MIPI interface using separate registers for ANT\_A and ANT\_B bands
- Dual antenna ports can be connected externally to a diplexer
- Small QFN (14-pin, 1.6 x 2.0 x 0.55 mm) package (MSL1, 260 °C per JEDEC J-STD-020)



Skyworks Green<sup>TM</sup> products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green*<sup>TM</sup>, document number SQ04-0074.

#### **Description**

The SKY13550-667LF is a dual single-pole, four-throw (2xSP4T) Mobile Industry Processor Interface (MIPI) controlled antenna switch designed specifically for receive diversity in carrier aggregation applications.

The 2xSP4T switch is optimized for broadband performance. Using advanced switching technologies, the SKY13550-667LF maintains low insertion loss and high isolation for all switching paths. The high linearity performance and low insertion loss achieved by the SKY13550-667LF makes it an ideal choice for carrier aggregation applications. The switch also exhibits excellent second/third order intermodulation distortion (IMD2/IMD3) performance.




Figure 1. SKY13550-667LF Block Diagram

Switching is controlled by an integrated MIPI decoder. The two switches can be configured independently. There are separate registers for each SP4T. No external DC blocking capacitors are required on the RF paths as long as no DC voltage is applied to those paths.

The SKY13550-667LF is manufactured in a compact, 1.6 x 2.0 x 0.55 mm, 14-pin surface-mount Quad Flat No-Lead (QFN) package.

A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.




Figure 2. SKY13550-667LF Pinout (Top View)

Table 1. SKY13550-667LF Signal Descriptions<sup>1</sup>

Pin	Name	Description	Pin	Name	Description
1	TRXB1	ANT_B transmit/receive arm 1	8	SCLK	Clock
2	TRXB2	ANT_B transmit/receive arm 2		TRXA4	ANT_A transmit/receive arm 4
3	TRXB3	ANT_B transmit/receive arm 3		TRXA3	ANT_A transmit/receive arm 3
4	TRXB4	ANT_B transmit/receive arm 4	11	TRXA2	ANT_A transmit/receive arm 2
5	VDD	DC supply voltage	12	TRXA1	ANT_A transmit/receive arm 1
6	VIO	MIPI interface DC voltage	13	ANT_A	Antenna A port
7	SDATA	Data	14	ANT_B	Antenna B port

<sup>&</sup>lt;sup>1</sup> Bottom ground paddles must be connected to ground.

# **Electrical and Mechanical Specifications**

The absolute maximum ratings of the SKY13550-667LF are provided in Table 2. Electrical specifications are provided in Tables 3 and 4.

IMD2 and IMD3 test conditions for various frequencies are listed in Tables 5 and 6, respectively.

Figure 3 illustrates the test setup used to measure intermodulation products. This industry standardized test is used to simulate the WCDMA linearity of the antenna switch. A +20 dBm Continuous Wave (CW) signal,  $f_{\text{FUND}}$ , is sequentially applied to the TRX ports, while a –15 dBm CW blocker signal,  $f_{\text{BLK}}$ , is applied to the ANT port.

The resulting third order intermodulation distortion (IMD3), f<sub>RX</sub>, is measured over all phases of f<sub>FUND</sub>. The SKY13550-667LF exhibits exceptional performance for all RF ports.

Table 7 describes the register content and programming read/write sequences. Refer to the *MIPI Alliance Specification for RF Front-End Control Interface (RFFE)*, v1.10 (26 July 2011) for additional information on MIPI programming sequences and MIPI bus specifications.

Figure 4 provides the timing diagram for register write commands. Figure 5 provides the timing diagram for register read commands

Register descriptions and programming information is provided in Table 8. Tables 9 and 10 provide the Register\_0 and Register\_1 logic, respectively.

Table 2. SKY13550-667LF Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Minimum	Maximum	Units
Supply voltage	VDD	2.5	5.0	V
Digital control signal	VIO		2	V
SCLK port voltage	SCLK		VIO	V
SDATA port voltage	SDATA		VIO	V
LTE input power	Pin		+31	dBm
Storage temperature	Tstg	<b>-</b> 55	+150	°C
Operating temperature	Тор	-30	+90	°C

<sup>1</sup> Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

**CAUTION**: Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times.

Table 3. SKY13550-667LF RF Electrical Specifications  $^1$  (1 of 2) (VDD = 2.85 V, TOP = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Operating frequency	f		0.4		3.8	GHz
Insertion loss	IL	ANT_A to any TRXA port, ANT_B to any TRXB port:				
		400 to 824 MHz 824 to 960 MHz 1427 to 1511 MHz 1710 to 2170 MHz 2170 to 2690 MHz 3400 to 3800 MHz		0.35 0.4 0.5 0.65 0.8 1.4	0.55 0.6 0.7 0.8 0.95 1.6	dB dB dB dB dB
Isolation	Iso	ANT_A to any OFF TRXA port, ANT_B to any OFF TRXB port:				
		Up to 787 MHz Up to 960 MHz Up to 1511 MHz Up to 1990 MHz Up to 2170 MHz Up to 2690 MHz Up to 3800 MHz	33 32 25 24 23 21	36 34 29 27 26 23 19		dB dB dB dB dB dB
		ANT_A to any TRxB port, ANT_B to any TRxA port:				
		Up to 704 MHz Up to 960 MHz Up to 1511 MHz Up to 1990 MHz Up to 2170 MHz Up to 2690 MHz Up to 3800 MHz	41 39 35 33 32 30 25	43 41 37 35 34 32 27		dB dB dB dB dB dB
		ANT_A to ANT_B:				
		400 to 960 GHz 1427 to 1511 MHz 1710 to 1980 GHz 1980 to 2690 MHz 3400 to 3800 GHz	32 28 26 23 20	34 30 28 25 22		dB dB dB dB dB

Table 3. SKY13550-667LF RF Electrical Specifications  $^1$  (2 of 2) (VoD = 2.85 V, ToP = +25 °C, Characteristic Impedance [Zo] = 50  $\Omega$ , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
ON state match	VSWR	400 to 2170 MHz		1.2:1	1.5:1	
Second order intermodulation distortion	IMD2	See Table 5		-110	-105	dBm
Third order intermodulation distortion	IMD3	See Table 6		-110	-105	dBm
Low band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRX port, PIN = +25 dBm, f = 900 MHz		-70	-65	dBm
Low band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRX port, PIN = +25 dBm, f0 = 900 MHz, VSWR = 5:1		-65	-60	dBm
Mid band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRXA and any TRXB port, PIN = +26 dBm, f1 = 1462 MHz, f2 = 1910 MHz	-70	-65	dBm	
Mid band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRXA and any TRXB port, PIN = +26 dBm, , f1 = 1462 MHz, f2 = 1910 MHz, VSWR =5:1		-63	-60	dBm
High band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRXA and any TRXB port, PIN = +25 dBm, fo = 2690 MHz		-70	-65	dBm
High band 2 <sup>nd</sup> and 3 <sup>rd</sup> harmonic	2fo, 3fo	Any TRXA and any TRXB port, PIN = +25 dBm, fo = 2690 MHz, VSWR = 5:1		-62	-60	dBm
Band 13 2 <sup>nd</sup> harmonic	2fo	Any TRX port, PIN = +25 dBm, f0 = 777 to 787 MHz		-81		dBm
Band 17 3 <sup>rd</sup> harmonic	3fo	Any TRX port, PIN = +25 dBm, f = 707 MHz		-80		dBm
Turn-on time	ton	From application of VDD and VIO, or transition from low power mode		4	10	μs
Wake-up time	tw	From isolation state		2	5	μs
Switching speed	ts	Any state to any other state	2	5	μs	

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

Table 4. SKY13550-667LF DC Electrical Specifications<sup>1</sup>

# (VDD = 2.85 V, VIO = 1.8 V, Top = +25 °C, Characteristic Impedance [Zo] = 50 $\Omega$ , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Supply voltage	VDD		2.50	2.85	4.8	V
Supply current, active mode	IDD			50	100	μΑ
Interface supply voltage level	VIO		1.65	1.80	1.95	٧
Digital data and clock signals: High Low	SDATA, SCLK		0.8 × VIO 0		VI0 0.2 × VI0	V V
Interface supply current	Ivio			5	50	μΑ

<sup>1</sup> Performance is guaranteed only under the conditions listed in this table.

#### **Table 5. IMD2 Test Conditions**

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker, Low (MHz)	Frequency Blocker, High (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		190	4090		2140.0
2	1880.0		80	3840		1960.0
4	1732.0		400	3864		2132.0
5	836.5	+20	45	1718	<b>–15</b>	881.5
7	2535.0		120	5190		2655.0
8	897.0		45	1839		942.0
11/21	1452.0			2952		1500

#### **Table 6. IMD3 Test Conditions**

Band	Transmit Frequency (MHz)	Transmit Power (dBm)	Frequency Blocker (MHz)	Power Blocker (dBm)	Receive Frequency (MHz)
1	1950.0		1760.0		2140.0
2	1880.0		1800.0		1960.0
4	1732.0		1332.0		2132.0
5	836.5	+20	791.5	-15	881.5
7	2535.0		2415.0		2655.0
8	897.0		852.0		942.0
11/21	1452		1404		1500




Figure 3. Typical Third Order Intermodulation Test Setup


**Table 7. Command Sequence Bit Definitions** 

									Extended Operation					
Туре	SSC	C11-C8	<b>C7</b>	C6-C5	C4	C3-C0	Parity Bits	BPC	DA7(1)- DA0(1)	Parity Bits	BPC	DA7(n)- DA0(n)	Parity Bits	врс
Reg_0 Write, Short Command	Y	SA[3:0]	1b	Data[6:5]	Data[4]	Data{3:0]	Y	Y	_	-	_	1	_	_
Reg_0 Write, Long Command	Y	SA[3:0]	0	10b	Addr[4]	Addr[3:0]	Y	-	Data[7:0]	_	-	1	Υ	Y
Reg_1 Write	Υ	SA[3:0]	0	10b	Addr[4]	Addr[3:0]	Υ	_	Data[7:0]	-	-	-	Υ	Υ
Reg Read	Υ	SA[3:0]	0	11b	Addr[4]	Addr[3:0]	Υ	Υ	Data[7:0]	-	_	_	Υ	Υ


#### Legend:

 $SSC = Sequence \ start \ command \\ C = Command \ frame \ bits$ 

DA = Data/address frame bits BPC = Bus park cycle BC = Byte count (number of consecutive addresses)



**Figure 4. Register Write Command Timing Diagram** 



**Figure 5. Register Read Command Timing Diagram** 

8

**Table 8. Register Description and Programming<sup>1</sup>** 

Register				
Name	Address (Hex)	Parameter	Description	Default (Binary)
Register_0	0000	MODE_CTRL	Bits[6:0]:	0000000
			See Table 10 for logic	
Register_1	0001	MODE_CTRL	Bits[7:0]:	00000000
			See Table 11 for logic	
		PWR_MODE	Bits[7:6]:	00
			00 = Normal operation (active) 01 = Default settings (startup) 10 = Low power (low power) 11 = Reserved	
		Trigger_Mask_2	Bit[5]:	0
			If this bit is set, trigger 2 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 2, the data goes directly to the destination register.	
		Trigger_Mask_1	Bit[4]:	0
PM_TRIG (Note 1)	001C		If this bit is set, trigger 1 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 1, the data goes directly to the destination register.	
		Trigger_Mask_0	Bit[3]:	0
			If this bit is set, trigger 0 is disabled. When all triggers are disabled, if writing to a register that is associated with trigger 0, the data goes directly to the destination register.	
		Trigger_2	Bit[2]:	0
			If this bit is set, data is loaded into the trigger 2 registers.	
		Trigger_1	Bit[1]:	0
			If this bit is set, data is loaded into the trigger 1 registers.	
		Trigger_0	Bit[0]:	0
			If this bit is set, data is loaded into the trigger 0 registers.	
PRODUCT_ID	001D	PRODUCT_ID	Bits[7:0]:	11010011
			This is a read-only register. However, during the programming of the Unique Slave Identifier (USID), a write command sequence is performed on this register but the value is not changed.	
MANUFACTURER_ID	001E	MANUFACTURER_ID	Bits[7:0]:	10100101
			Read-only register	
		Reserved	Bits[7:6]:	00
			Reserved	
MAN_USID	001F	MANUFACTURER_ID	Bits[5:4]:	01
NIWIN_OOID	UUIF		Read-only register	
		USID	Bits[3:0]:	1010
			Programmable USID. A write to these bits programs the USID.	

<sup>1</sup> Unlike the complete independence between triggers 0, 1, and 2, and also between the associated trigger masks 0, 1, and 2, respectively, as described in the MIPI RFFE Specification, this device uses additional interactions between the provided trigger functions.

The delayed application of updated data to all triggerable registers in this device may be accomplished using any of the three triggers (0, 1, or 2), provided that the particular trigger used is not currently masked off. If multiple triggers are enabled, any or all of those are sufficient to cause the data to be transferred from shadow registers to destination registers for all triggerable registers in the device.

It is also necessary to disable all three triggers (i.e., set all three trigger masks) to ensure that data written to any triggerable register will immediately be written to the destination register at the conclusion of the RFFE command sequence where the data is written.

Table 9. Register\_0 Truth Table (ANT\_B)

		Register 0 Bits									
ON State	D7	D6	D5	D4	D3	D2	D1	D0			
All isolation				0	0	0	0	0			
TRXB1				0	0	0	0	1			
TRXB2				0	0	0	1	0			
TRXB3			μ	0	0	0	1	1			
TRXB4				0	0	1	0	0			
Isolation				0	0	1	0	1			
Isolation				0	0	1	1	0			
Isolation				0	0	1	1	1			
TRXB4				0	1	0	0	0			
TRXB3				0	1	0	0	1			
TRXB2				0	1	0	1	0			
TRXB1				0	1	0	1	1			
TRXB4				0	1	1	0	0			
TRXB3				0	1	1	0	1			
TRXB2				0	1	1	1	0			
TRXB1				0	1	1	1	1			
TRXB4+3				1	0	0	0	0			
TRXB4+2				1	0	0	0	1			
TRXB4+1				1	0	0	1	0			
TRXB3+2				1	0	0	1	1			
TRXB3+1				1	0	1	0	0			
TRXB2+1				1	0	1	0	1			
All isolation				1	0	1	1	0			
All isolation				1	0	1	1	1			
All isolation				1	1	0	0	0			
All isolation				1	1	0	0	1			
All isolation				1	1	0	1	0			
All isolation				1	1	0	1	1			
All isolation				1	1	1	0	0			
All isolation				1	1	1	0	1			
All isolation				1	1	1	1	0			
All isolation				1	1	1	1	1			

Table 10. Register\_1 Truth Table (ANT\_A)

				Registo	er 1 Bits			
Mode	D7	D6	D5	D4	D3	D2	D1	D0
All isolation				0	0	0	0	0
TRXA1				0	0	0	0	1
TRXA2				0	0	0	1	0
TRXA3				0	0	0	1	1
TRXA4				0	0	1	0	0
Isolation				0	0	1	0	1
Isolation				0	0	1	1	0
Isolation				0	0	1	1	1
TRXA4				0	1	0	0	0
TRXA3				0	1	0	0	1
TRXA2				0	1	0	1	0
TRXA1				0	1	0	1	1
TRXA4				0	1	1	0	0
TRXA3				0	1	1	0	1
TRXA2				0	1	1	1	0
TRXA1				0	1	1	1	1
TRXA4+3				1	0	0	0	0
TRXA4+2				1	0	0	0	1
TRXA4+1				1	0	0	1	0
TRXA3+2				1	0	0	1	1
TRXA3+1				1	0	1	0	0
TRXA2+1				1	0	1	0	1
All isolation				1	0	1	1	0
All isolation				1	0	1	1	1
All isolation				1	1	0	0	0
All isolation				1	1	0	0	1
All isolation				1	1	0	1	0
All isolation				1	1	0	1	1
All isolation				1	1	1	0	0
All isolation				1	1	1	0	1
All isolation				1	1	1	1	0
All isolation				1	1	1	1	1

# **Evaluation Board Description**

The SKY13550-667LF Evaluation Board is used to test the performance of the SKY13550-667LF DP8T Switch. An Evaluation Board schematic diagram is provided in Figure 6. A recommended ESD protection circuit diagram is provided in Figure 7. An assembly drawing for the Evaluation Board is shown in Figure 8.

# **Package Dimensions**

The PCB layout footprint for the SKY13550-667LF is provided in Figure 9. Typical part markings are shown in Figure 10. Package dimensions are shown in Figure 11, and tape and reel dimensions are provided in Figure 12.

# **Package and Handling Information**

Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The SKY13550-667LF is rated to Moisture Sensitivity Level 1 (MSL1) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *Solder Reflow Information*, document number 200164.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.





Figure 6. SKY13550-667LF Evaluation Board Schematic






Figure 7. SKY13550-667LF Recommended ESD Protection Circuits




Figure 8. SKY13550-667LF Evaluation Board Assembly Diagram




Figure 9. SKY13550-667LF PCB Layout Footprint (Top View)




Figure 10. Typical Part Markings (Top View)




Figure 11. SKY13550-667LF Package Dimensions




Figure 12. SKY13550-667LF Tape and Reel Dimensions

#### **Ordering Information**

Model Name	Manufacturing Part Number	Evaluation Board Part Number
SKY13550-667LF: 0.4 to 3.8 GHz DP8T Switch	SKY13550-667LF	SKY13550-667LF-EVB

Copyright © 2014-2016 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks Terms and Conditions of Sale

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of stated published specifications or parameters.

Skyworks and the Skyworks symbol are trademarks or registered trademarks of Skyworks Solutions, Inc., in the United States and other countries. Third-party brands and names are for identification purposes only, and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

# **ПОСТАВКА** ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

# Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

## http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

# Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru\_6 moschip.ru\_4 moschip.ru\_9