

# **Quad Linear Fan-Speed Controller**

### **General Description**

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I<sup>2</sup>C interface. Each output drives the base of an external bipolar transistor or the gate of a FET in highside drive configuration. Voltage feedback at the fan's power-supply terminal is used to force the correct output voltage.

The MAX6620 offers two methods for fan control. In RPM mode, the MAX6620 monitors four fan tachometer logic outputs for precise ( $\pm$ 1%) control of fan RPM and detection of fan failure. In DAC mode, each fan is driven with a voltage resolution of 9 bits and the tachometer outputs of the fans are monitored for failure.

The DAC\_START input selects the fan power-supply voltage at startup to ensure appropriate fan drive when power is first applied. A watchdog feature turns the fans fully on to protect the system if there are no valid I<sup>2</sup>C communications within a preset timeout period.

The MAX6620 operates from a 3.0V to 5.5V power supply with low 250 $\mu$ A supply current, and the l<sup>2</sup>C-compatible interface makes it ideal for fan control in a wide range of cooling applications. The MAX6620 is available in a 28-pin TQFN package and operates over the -40°C to +125°C automotive temperature range.

### **Applications**

Consumer Products Servers Communications Equipment Storage Equipment

### Features


- Controls Up to Four Independent Fans With Linear (DC) Drive
- Uses Four External Low-Cost Pass Transistors
- ♦ 1% Accuracy Precision RPM Control
- Controlled Voltage Rate-Of-Change for Best Acoustics
- I<sup>2</sup>C Bus Interface
- ♦ 3.0V to 5.5V Supply Voltage Range
- ♦ 250µA (typ) Operating Supply Current
- ♦ 3µA (typ) Shutdown Supply Current
- Small 5mm x 5mm Footprint

### **Ordering Information**

MAX6620ATI+ -40°C to +125°C 28 TQFN-EP*	PART	TEMP RANGE	PIN-PACKAGE
	MAX6620ATI+	-40°C to +125°C	28 TQFN-EP*

+Denotes a lead-free package.

\*EP = Exposed paddle.



Typical Application Circuit appears at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

### **ABSOLUTE MAXIMUM RATINGS**

VCC to GND	0.3V to +6.0V
FAN_FAIL, SDA, SCL to GND	-0.3V to +6.0V
ADDR, SPINUP_START, DAC_START, WD	_START,
X1, X2 to GND	-0.3V to (V <sub>CC</sub> + 0.3V)
All Other Pins to GND	-0.3V to +13.5V
Input Current at DACOUT_ Pins (Note 1)	+5mA/-50mA
Input Current at Any Pin (Note 1)	5mA
ESD Protection (all pins, Human Body Mod	lel) (Note 2) ±2000V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
28-Pin TQFN (derate 34.5mW/°C above +70°	C)2758.6mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Soldering Temperature (reflow)	+260°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: Human Body Model, 100pF discharged through a  $1.5k\Omega$  resistor.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = -40°C to +125°C, V<sub>CC</sub> = 3.0V to 5.5V, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C, V<sub>CC</sub> = 3.3V.) (Note 3)

PARAMETER	SYMBOL	CON	DITION	MIN	ТҮР	MAX	UNITS
Operating Supply Voltage	Vcc			3.0		5.5	V
Operating Supply Current	Icc	$V_{CC} = 5.5V$			0.25	0.60	mA
Quiese est Quere la Quere et		I <sup>2</sup> C inactive			0.2	0.5	mA
Quiescent Supply Current		Shutdown mode			3	20	μA
Very Supply Voltage	Vfanhi			10	12	13.5	V
V <sub>FAN</sub> Supply Voltage	VFANLO			4.0	5.0	5.5	V
		V <sub>GND</sub> + 10V < V <sub>DACC</sub> V <sub>FAN</sub> = 12V	DUT_ < 11.5V,	-18			
DACOUT_ Output Current	IDACOUT_	V <sub>GND</sub> + 3V < V <sub>DACO</sub> V <sub>FAN</sub> = 12V	UT_ < 10V,	-16			mA
DACOUT_ Output Voltage	VDACOUT_	IDACOUT_ = 5mA		0.05		V <sub>FAN</sub> - 0.1	V
			Vfan = Vfanhi		256/535		
DAC Feedback Voltage at Half		At DACFB_, code = $0x100$ ,	V <sub>FAN</sub> = V <sub>FANLO</sub>		256/567		V
Scale	DACFBHS	$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	5.54	5.74	5.94	V
			$V_{FAN} = 5V$	2.05	2.25	2.45	
			$V_{FAN} = V_{FANHI}$		511/535		
DAC Feedback Voltage at Full	DACFBFS	At DACFB_, code = 0x1FF,	$V_{FAN} = V_{FANLO}$		511/567		v
Scale	VDACFB511	$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	11.25	11.45	11.65	V
	VDACFB511	BROOOT_	$V_{FAN} = 5V$	4.3	4.5	4.7	
Drive Voltage Resolution					9		Bit
DACFB_ Impedance	RDACFB				1		MΩ
TACH Minimum Input Pulse Width				25			μs
Internal Reference Frequency Accuracy		(Note 4)		-3		+3	%
		Using 32.768kHz crys	stal	-0.1		+0.1	%
TACH Count Accuracy (Note 4)		Using on-chip oscilla	tor	-2		+2	70

# **Quad Linear Fan-Speed Controller**

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C, V_{CC} = 3.3V.$ ) (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
		Using 32.768kHz crystal, test at 850RPM	-1		+1	Č,
Fan Control Accuracy (Note 4)		Using on-chip oscillator	-3		+3	%
XTAL Oscillator Startup Time				2		S
X1 Input Threshold				0.7		V
POR Threshold	V <sub>CC</sub>			2		V
FOR ITTESTION	VFAN			3.5		V
LOGIC (SDA, SCL, FAN_FAIL, WI	D_START, T	ACH_)				
Input High Voltage	VIH		V <sub>CC</sub> ×			V
			0.7			
Input Low Voltage	VIL				V <sub>CC</sub> x 0.3	V
Input High Current	ЦН				1.0	μΑ
Input Low Current	١ <sub>IL</sub>				-1.0	μA
Input Capacitance		All digital inputs		6		pF
Output High Current					100	μΑ
Output Low Voltage		I <sub>OL</sub> = 3mA			0.4	V
LOGIC (DAC_START, SPIN_STAI	RT, ADDR)	1				
Input High Voltage	VIH		V <sub>CC</sub> - 0.5			V
Input Low Voltage	VIL				0.5	V
Input High Current	Ιн				1.0	μA
Input Low Current	١ <sub>١Ľ</sub>				-1.0	μA
Input Capacitance		All digital inputs		6		рF
I <sup>2</sup> C-COMPATIBLE TIMING (Notes	5, 6)					
Serial Clock Frequency	fSCL				400	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		1.3			μs
START Condition Hold Time	thd:sta		0.6			μs
STOP Condition Setup Time	tsu:sto		600			ns
Clock Low Period	t <sub>LOW</sub>		1.3			μs
Clock High Period	thigh		0.6			μs
START Condition Setup Time	tsu:sta		600			ns
Data Setup Time	tsu:dat		100			ns
Data Out Hold Time	tDH		100			ns
Data In Hold Time	thd:dat	(Note 6)	0		0.9	μs
Maximum Receive SCL/SDA Rise Time	t <sub>R</sub>	(Note 8)		300		ns
Minimum Receive SCL/SDA Rise Time	tR	(Note 7)		20 + 0.1 x C <sub>B</sub>		ns

# **Quad Linear Fan-Speed Controller**

## **ELECTRICAL CHARACTERISTICS (continued)**

(T<sub>A</sub> = -40°C to +125°C, V<sub>CC</sub> = 3.0V to 5.5V, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C, V<sub>CC</sub> = 3.3V.) (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Maximum Receive SCL/SDA Fall Time	tF			300		ns
Minimum Receive SCL/SDA Fall Time	tF	(Note 7)		20 + 0.1 x C <sub>B</sub>		ns
Transmit SDA Fall Time	t⊨	(Note 7)	20 + 0.1 x C <sub>B</sub>		250	ns
Pulse Width of Suppressed Spike	tsp	(Note 8)	0		50	ns
Output Fall Time		$C_L = 400 pF$ , $I_{OUT} = 3mA$			250	ns
SDA Time Low for Reset of Serial Interface		(Note 9)	20		50	ms

Note 3: All parts will operate properly over the  $V_{CC}$  supply voltage range of 3.0V to 5.5V.

Note 4: Guaranteed by design and characterization.

Note 5: All timing specifications are guaranteed by design.

Note 6: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL's falling edge.

**Note 7:**  $C_B$  = total capacitance of one bus line in pF. Tested with  $C_B$  = 400pF.

**Note 8:** Input filters on SDA and SCL suppress noise spikes less than 50ns.

Note 9: Holding the SDA line low for a time greater than tTIMEOUT will cause the devices to reset SDA to the idle state of the serial bus communication (SDA set high).





Figure 1. I<sup>2</sup>C Serial Interface Timing

### **Typical Operating Characteristics**


(VCC = 3.3V, VFAN = 12V, TA = +25°C, unless otherwise noted.)



#### Maxim Integrated

### **Typical Operating Characteristics (continued)**

(VCC = 3.3V, VFAN = 12V, TA = +25°C, unless otherwise noted.)



Maxim Integrated

# **Quad Linear Fan-Speed Controller**

## **Pin Description**

PIN	NAME	FUNCTION
1	SCL	$I^{2}C$ Serial-Clock Input. Can be pulled up to 5.5V regardless of V <sub>CC</sub> . Open circuit when V <sub>CC</sub> = 0V.
2	SDA	Open-Drain, I <sup>2</sup> C Serial-Data Input/Output. Can be pulled up to 5.5V regardless of V <sub>CC</sub> . Open circuit when V <sub>CC</sub> = 0V.
3	WD_START	Startup Watchdog Set Input. This input is sampled when power is first applied and sets the initial $I^2C$ watchdog behavior. When connected to GND, the watchdog function is disabled. When connected to V <sub>CC</sub> , the MAX6620 monitors SDA. If 10s elapse without a valid $I^2C$ transaction, the fan drive goes to 100%.
4, 10, 11, 18, 25	GND	Ground
5	ADDR	$I^{2}C$ Address Set Input. This input is sampled when power is first applied and sets the $I^{2}C$ slave address. When connected to GND, the slave address will be 0x50. When unconnected, the slave address will be 0x52. When connected to $V_{CC}$ , the slave address will be 0x54.
6	DAC_START	Startup Fan Drive DAC Set Input. This input is sampled when power is first applied and sets the power-up value for the fan drive voltage. When connected to GND, the fan drive voltage will be 0%. When unconnected, the fan drive voltage will be 75%. When connected to $V_{CC}$ , the fan drive voltage will be 100%.
7	SPINUP_START	Startup Spin-Up Set Input. This input is sampled when power is first applied and sets the initial spin-up behavior. When connected to GND, spin-up is disabled. When connected to $V_{CC}$ at power-up, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 1s has elapsed. When unconnected, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 0.5s has elapsed. Spin-up behavior may be modified by writing appropriate settings to the MAX6620's registers.
8, 9	X1, X2	Crystal Oscillator Inputs. Connections for a standard 32.768kHz quartz crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance ( $C_L$ ) of 12pF. Connect an external 32.768kHz oscillator across X1 and X2 for operation with the external oscillator. If no crystal or external oscillator is connected, the MAX6620 will use its internal oscillator.
12, 17, 19, 24	DACOUT4- DACOUT1	Fan Drive DAC Outputs. Connect to the gate of a p-channel MOSFET or base of a PNP bipolar transistor.
13, 16, 20, 23	DACFB4– DACFB1	DAC Feedback Inputs. Connect a 0.1µF capacitor between these pins and GND. Connect to the supply pin of the fan and to the drain of a p-channel MOSFET or collector of a PNP bipolar transistor.
14, 15, 21, 22	TACH4-TACH1	Fan Tachometer Logic Inputs. These inputs accept input voltages up to VFAN.
26	FAN	Fan Power-Supply Voltage Input. Connect to the fan power supply (VFAN). Bypass with a $0.1 \mu F$ capacitor to GND.
27	VCC	Power-Supply Input. 3.3V nominal. Bypass $V_{CC}$ to GND with a 0.1µF capacitor.
28	FAN_FAIL	Active-Low, Open-Drain Fan Failure Output. Active only when fault is present; open-circuit when $V_{CC} = 0V$ . This pin can be pulled up to 5.5V regardless of $V_{CC}$ .
	EP	Exposed Paddle. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

### **Detailed Description**

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I<sup>2</sup>C interface. Each of the outputs (DACOUT1– DACOUT4) drive the base of an external PNP or the gate of a p-channel MOSFET. Voltage feedback at the fan's power-supply terminal is used to force the output voltage.

The MAX6620 monitors fan tachometer logic outputs for precise (1%) control of fan RPM and detection of fan failure. When the MAX6620 is used with 2-wire fans, these inputs are not used, and the fans can be driven to the desired voltage without using tachometer feedback.

Three inputs set the fan drive status on application of power. The DAC\_START input selects the fan-supply voltage (100%, 75%, or 0%) at startup to ensure appropriate fan drive when power is first applied. The SPIN\_START input selects whether spin-up will be applied to the fans at power-up. WD\_START selects

whether lack of I<sup>2</sup>C activity will force the fans to full speed. When the watchdog function is enabled, the fans will be driven to full speed if there is no I<sup>2</sup>C activity for a period of 2s, 6s, or 10s.

### **Digital Interface**

The MAX6620 features an I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX6620 and the master at rates up to 400kHz. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require 4.7k $\Omega$  (typ) pullup resistors.

### Bit Transfer

One data bit is transferred during each SCL clock cycle. Nine clock cycles are required to transfer the data into or out of the MAX6620. The data on SDA must remain stable during the high period of the SCL clock pulse, as changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). Both SDA and SCL idle high.

Vrite	Byte Form	at												
S	ADDR	ESS	WR	Α		COM	IAND		Α	D	ATA	Α		Ρ
	7 bi	ts				8 b	oits			8	bits			1
lead	Slave Ad lent to cl a 3-wire	nip-seleo interface	ct line of				Byte: s u are w		ts which g to	set b thresh	y the co	a goes into ommand by nfiguration r	/te (to	set
S	ADDRESS	WR	Α	COMMAN	D	Α	S	A	DDRESS	RD	Α	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
	Slave Addr lent to chip-			Command which reg reading fro	jister y			due	ve Addres e to chang v direction			Data Byte the regist command	er set l	
Send	Byte Form	at					Re	cei	ve Byte F	ormat				
s	ADDRESS	WR	A C	OMMAND	Α	Р		S	ADDRES	S R	D A	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
5 = S	TART CONDI	TION	ma us	ommand Byte and with no ed for one-st HADED = SL	data, i hot con	usually nmand	,	V				Data Byte: the registe by the las write byte also used response r	er com st read transi for SMI	mande byte o mission Bus ale

Figure 2. I<sup>2</sup>C Protocols

## **Quad Linear Fan-Speed Controller**




Figure 3. I<sup>2</sup>C Write Timing Diagram




Figure 4. I<sup>2</sup>C Read Timing Diagram

#### START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 3). The STOP condition frees the bus and places all devices in F/S mode (Figure 1). Use a repeated START condition (Sr) in place of a STOP condition to leave the bus active and in its current timing mode.

#### Acknowledge Bits

Successful data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit  $(\overline{A})$ . Both the master and the MAX6620 (slave) generate acknowl-

edge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (9th pulse), and keep it low during the high period of the clock pulse (Figure 4). To generate a not acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves it high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

#### Slave Address

A master initiates communication with a slave device by issuing a START condition followed by a slave address byte. As shown in Figure 5, the slave address byte consists of 7 address bits and a read/write bit (R/W). When idle, the MAX6620 continuously waits for a START condition followed by its slave address. The first four bits (MSBs) of the slave address have been factory programmed and are always **0101** and the seventh bit is **0**. Connect ADDR to GND or V<sub>CC</sub>, or leave it unconnected to program D2 and D1 of the slave address according to Table 1.

# Table 1. Slave Address Setting withADDR Pin

ADDR CONNECTION	SLAVE A	DDRESS
ADDR CONNECTION	HEX	BINARY
GND	0x50	0101 000
Unconnected	0x52	0101 010
Vcc	0x54	0101 100

After receiving the address, the MAX6620 (slave) issues an acknowledgement by pulling SDA low for one clock cycle.

#### Data Byte (Read and Write)

**Single Read and Burst Read.** A single read begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. The bus master issues another START condition and the same seven slave ID address bits followed by a one (RD, Figure 2), with the slave producing an acknowledge bit. The slave then sends out the 8-bit data corresponding to the register address previously written by the master. The bus master sends back a not-acknowledge bit (Ā). This completes the single read process and a STOP condition is issued by the bus master.

In a burst read, the process is the same as a single read except that the bus master issues an acknowledge bit after each byte transmitted by the slave. After each acknowledge bit, the register address increments by one, and the data from the next register is transmitted by the slave. The process continues, with data reads followed by acknowledges. After the register with the highest address is read, the register pointer rolls over to point to the first register. To terminate a burst read, the bus master issues a STOP condition.

**Single Write and Burst Write.** A single write begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. After the acknowledge bit, 8-bit data is written to the register, and the slave issues a third acknowledgement. A STOP condition is issued by the bus master to complete the single write process.

In a burst write, the process is similar to a single write except that the master does not issue a STOP condition immediately after the first byte has been written. After the first write is completed, the slave issues an acknowledge bit, the register address increments by one, and the data to be written to the next register is transmitted by the master. The process continues, with data writes followed by acknowledges. After the register with the highest available address is written, the register pointer rolls over to point to the first register. To terminate a burst write, the bus master issues a STOP condition.

#### Fan Drive

The MAX6620 uses external pass transistors to power the fans. DACOUT1-DACOUT4 adjust the powersupply voltage for each fan by driving the base of a PNP bipolar transistor, or the gate of a p-MOSFET. The resulting fan-supply voltage is fed back to DACFB\_. This closes the voltage feedback loop. The system power supply for the output devices is VFAN. VFAN is




Figure 5. MAX6620 Slave Address Byte

#### ۵. BIT 0 ACK BIT BIT 0 ACK BIT ۵. M AM BIT 0 ACK BIT ACK BIT M AS BIT 0 ACK BIT AS 8-BIT DATA .BIT 0 FIRST 8-BIT DATA LAST 8-BIT DATA BIT 7.. LAST 8-BIT DATA 8-BIT DATA BIT 7.. BIT 7.. BIT 7... ACK BIT AS BIT 7.. .BIT 0 AS ----ACK BIT BIT 0 ACK BIT 7-BIT SLAVE ID AS AS 7-BIT SLAVE ID BIT 7.. BIT 8-BIT REGISTER ADDRESS FIRST 8-BIT DATA S S BIT 7... ACK BIT BIT 7.. AS BIT 0 ACK BIT AS BIT 0 ACK BIT AS 8-BIT REGISTER ADDRESS 8-BIT REGISTER ADDRESS .BIT 0 8-BIT REGISTER ADDRESS ACK BIT AS BIT 7.. 0 BIT 0 BIT 7.. BIT 7. ACK BIT AS ACK BIT 7-BIT SLAVE ID AS ACK BIT ..BIT 0 0 BIT 0 AS S: 2-WIRE BUS START CONDITION BY MASTER P: 2-WIRE BUS STOP CONDITION BY MASTER AS: ACKNOWLEDGE BY STAVE AM: ACKNOWLEDGE BY MASTER AM: NO ACKNOWLEDGE BY MASTER 0 BIT 7.. BIT 0 0 7-BIT SLAVE ID 7-BIT SLAVE ID S 7-BIT SLAVE ID SINGLE WRITE SINGLE READ BURST WRITE BURST READ BIT 7... BIT 7... BIT 7... \_\_\_\_ ~ ¦ | | s | \_\_\_\_\_ \_\_\_\_\_\_

# **Quad Linear Fan-Speed Controller**

**MAX6620** 

Figure 6. Read and Write Summary

nominally 12V or 5V. The drive to the fans is proportional to V<sub>FAN</sub>. See the *Fan\_ Target Drive Voltage Registers* and the *Applications Information* sections for more details.

### Fan-Speed Control

**DAC (Voltage) Mode.** In DAC mode, the MAX6620 simply sets the voltage that powers the fan. The fan's speed is related, but not precisely proportional to, the drive voltage. The drive voltage is set by the Fan\_Target Drive Voltage registers and may be read from the Fan\_Drive Voltage registers. Because the output voltage can ramp to new values at a controlled rate, the values in the two registers may be different. See the *Register Descriptions* and *Applications Information* sections for details.

**RPM Mode.** In RPM mode, the MAX6620 monitors tachometer output pulses from the fan and adjusts the fan drive voltage to force the fan's speed to the desired value. Fan speed is measured by counting the number of internal 8192Hz clock cycles that take place during a selectable number of tachometer periods. The number of clock cycles counted (11-bit value) is stored in the Fan\_ TACH Count registers, and the desired number of cycles is stored in the Fan\_ TACH Count register. See the *Register Descriptions* and *Applications Information* sections for details.

**Rate-of-Change Control.** Sudden changes in fan speed can be easily heard by users. The MAX6620 helps reduce the audibility of fan-speed changes by controlling the rate at which the drive to the fan is incremented. Four bits in the Fan\_ Dynamics registers set the rate at which the fan drive voltage is incremented. This allows the time required for a change in fan speed to be varied from 0 (in DAC mode only) to several minutes. See the *Register Descriptions* and *Applications Information* sections for details.

**Monitoring Tachometer Signals.** The TACH\_ inputs accept tachometer or "locked-rotor" output signals from 3- or 4-wire fans. When measuring fan speed, the MAX6620 counts the number of internal 8192Hz clock cycles that occur during 1, 2, 4, 8, 16, or 32 tachometer periods. The number of tachometer periods is selectable for each fan by using the appropriate Fan\_ Dynamics register. Tachometer pulses <25µs in duration are ignored to minimize the effect of noise on the tachometer lines.

The TACH count for a given RPM can be obtained from the following equation:

TACH count = 
$$\frac{60}{NP \times RPM} \times SR \times 8192 = \frac{491520 \times SR}{NP \times RPM}$$

where:

NP = number of tachometer pulses per revolution. Most general-purpose brushless DC fans produce two tachometer pulses per revolution.

SR = 1, 2, 4, 8, 16, or 32. See the Fan\_ Speed Range information in the *Fan\_ Dynamics Registers (06h, 07h, 08h, 09h)*—*POR = 0100 1100* section.

The tachometer count consists of 11 bits in the Fan\_ TACH Count registers and is available in RPM and DAC modes. In RPM mode, the desired fan count is written to the Fan\_Target TACH Count registers.

#### Fan Failure Detection

When enabled, the MAX6620 monitors the TACH\_ inputs to determine when a fan has failed. For fans with tachometer outputs, failure is detected in various ways depending on the fan control mode. In every case, four consecutive fault detections are required to decide whether the fan has failed. In DAC mode, the Fan\_ Target TACH Count registers hold the upper limit for tachometer count values; a fault condition is identified when a TACH count exceeds the value written to the Fan\_ Target TACH Count registers for more than 1s. In RPM mode, a fault condition is identified when any of the following three conditions occur for more than 1s: 1) the TACH count exceeds the value of the Fan\_ Target TACH Count registers while the fan drive voltage is at full-scale, 2) the TACH count exceeds two times the Fan Target TACH Count value, or 3) the TACH count reaches its full count of 7FFh.

Some fans have locked rotor outputs that produce a logic-level output to indicate that the fan has stopped spinning. These signals can be monitored by setting D2:D1 in the Fan\_ Configuration registers. D2 selects locked rotor or tachometer monitoring and D1 selects the polarity of the locked rotor signal. A fan fault has occurred when a locked rotor signal has been present for 1s.

Fan failure is indicated in the Fan Fault register and also with the open-drain FAN\_FAIL output. The FAN\_FAIL output may be masked using the mask bits in the Fan Fault register. When a fan failure is detected, drive to the affected fan is removed. Drive may be restored by writing a new DAC or fan count target to the fan's control registers. The global configuration regis-

## **Quad Linear Fan-Speed Controller**

ter's bit D4 can be used to cause a fan failure to force the remaining fan speeds to 100%.

#### Watchdog

The MAX6620 includes an optional I<sup>2</sup>C watchdog function that monitors the I<sup>2</sup>C bus for transactions. When the watchdog function is enabled, all fans will be forced to full speed if no I<sup>2</sup>C transactions occur within a selected period (2s, 6s, or 10s).

**Spin-Up** When a fan is not spinning, and a voltage less than the nominal fan-supply voltage is applied to its powersupply terminals, it may fail to start spinning. To overcome this, the full nominal supply voltage may be applied to the fan terminals for a short time before a lower voltage is applied. This "spin-up" period allows the fan to overcome inertia and begin operating. Spinup is controlled using the Fan\_ Configuration registers. Spin-up can be disabled, or it can cause the fan to be driven with the full supply voltage until it produces two tachometer pulses, up to a maximum of 0.5s, 1s, or 2s when the fan is started.

#### **POR Options**

Three inputs allow set up of the MAX6620's behavior at power-up. These inputs are sampled when power is first applied to the MAX6620:

- WD\_START. Connect WD\_START to V<sub>CC</sub> to enable, or to ground to disable, the watchdog function. When enabled using WD\_START, the timeout period is 10s. After power is applied, the watchdog function may be enabled or disabled through the global configuration register.
- **SPINUP\_START.** At power-up, spin-up operation is controlled by the SPINUP\_START pin, which can be connected to ground (spin-up disabled), V<sub>CC</sub> (spin-up for a maximum of 1s), or unconnected (spin-up for a maximum of 0.5s).
- DAC\_START. This input controls the fan drive voltage (for all four fans) at power-up. When connected to ground, the initial fan drive voltage will be 0V. When connected to V<sub>CC</sub>, the initial fan drive voltage will be full scale. When unconnected, the initial fan drive voltage will be 75% of V<sub>FAN</sub>.

### Registers

**Register Map** 

										Regi
8	I <sup>2</sup> C Watchdog Status (read only): 1 = elapsed	Fan 1 Mask								
Б	: Watchdog: No watchdog 01 = 2s 10 = 6s 11 = 10s	Fan 2 Mask	Locked Rotor Polarity: 0 = Iow 1 = high							
D2	P <sup>2</sup> C Watchdog: 00 = No watchdog 01 = 2s 10 = 6s 11 = 10s	Fan 3 Mask	TACH/ Locked Rotor: 0 = TACH 1 = locked rotor	_	_	_	nge: C mode) A mode) I LSB LSB LSB LSB SB SB SB			
B3	OSC: 0 = internal 1 = XTAL	Fan 4 Mask	TACH input enable	Same as Fan 1 Configuration	Same as Fan 1 Configuration	Same as Fan 1 Configuration	DAC Rate-of-Change: 000 = 0s per LSB (DAC mode) 0.0625s per LSB (RPM mode) 001 = 0.015625s per LSB 011 = 0.03125s per LSB 101 = 0.0325s per LSB 101 = 0.25s per LSB 110 = 0.25s per LSB 111 = 1s per LSB	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics
D4	Fans to 100% on failure: 0 = enabled 1 = disabled	Fan 1 Fault		ame as Fan 1	ame as Fan 1	ame as Fan 1	DAC 000 = 05 0.0625s 0.0625s 010 = 101 101 111 110 111 111	Same as Fan	Same as Fan	Same as Fan
D5	Bus Trmeout (35ms): 0 = enabled 1 = disabled	Fan 2 Fault	Spin-Up: 00 = No spin-up 01 = two TACH counts or 0.5s 10 = two TACH counts or 1s or 1s or 2s	0)	0)	0)	oeriods):			
D6	POR: 0 = normal 1 = reset	Fan 3 Fault	Spin 00 = No 01 = two T/ or 0 10 = two T/ 11 = two T/				Speed Range (TACH periods): 000 = 1 001 = 2 010 = 4 011 = 8 100 = 16 101 = 32 111 = 32 111 = 32			
D7	<u>Run:</u> 0 = run 1 = standby	Fan 4 Fault	Mode: 0 = DAC 1 = RPM				Speed R			
FUNCTION	Global Configuration	Fan Fault	Fan 1 Configuration	Fan 2 Configuration	Fan 3 Configuration	Fan 4 Configuration	Fan 1 Dynamics	Fan 2 Dynamics	Fan 3 Dynamics	Fan 4 Dynamics
POR STATE	XXX0 0000	0000 1111	0000 0XX0	0000 0XX0	0000 0XX0	0000 0XX0	0100 1100	0100 1100	0100 1100	0100 1100
REGISTER NO./ADDRESS	ЧОО	01h	02h	03h	04h	05h	ЧЭO	07h	08h	460
RM	N N N	МЯ	RŴ	RM	RM	RM	N N N	RM	RM	RM

### **Register Map (continued)**

																														-	ין כ		
DO	D3								D1	Full							D3								D1								
D1	D4								D2								D4								D2								
D2	D5								D3								D5		u int			Jul It			D3		0000	age		0 0 0	ade	0	
D3	DG								D4		Driv in Moltado	DIIVE VOIIAGE				DIIVE VUIAUE	D6		roet TACH Co			וקפו ואטו טע	roet TACH Co		D4			igei Drive voli	roat Drive Volt		raet Drive Volt		
D4	D7				Samo as Ean 1 TACH Count	Dallie as Fall		ର୍ଥା ମଟ ସଧ ୮ ସମ	D5		Samo as Ean 1 Drivio Vicitado	allie as Fall I	Como oo Eon 1 Drivio Vichado			allie as Fall I	D7		Same as Ean 1 Tarnet TACH Count	2 d 2   d   -   d	Same as Ean 1 Taraat TACH Count	10 ao 1 an 1 1 a	Same as Fan 1 Tarnet TACH Count	2010	D5		o oo Eoo 4 To	oarrie as rarr rauger urwe voliage	Same as Eap 1 Target Drive Voltage	0 0 0 0 0	Same as Fan 1 Target Drive Voltage	3	
D5	D8	00	0	J	0	,		0	90		0	0	0	Ċ,	0	0	D8	DO	Car	041	29m	041	Sar.	041	DG	_	000 0	Ndill	Cam	041	Sam	30	
90	6 <b>D</b>	D1							D7	_							6 <b>0</b>	D1							D7								
D7	D10	D2							D8	DO							D10	D2							D8	DO							
FUNCTION	Fan 1 TACH	Count	Fan 2 TACH	Count	Fan 3 TACH	Count	Fan 4 TACH	Count	Fan 1 Drive	Voltage	Fan 2 Drive	Voltage	Fan 3 Drive	Voltage	Fan 4 Drive	Voltage	Fan 1 Target	TACH Count	Fan 2 Target	TACH Count	Fan 3 Target	TACH Count	Fan 4 Target	TACH Count	Fan 1 Target	Drive Voltage	Fan 2 Target	Drive Voltage	Fan 3 Target	Drive Voltage	Fan 4 Target	Drive Voltage	wer-up.
POR STATE	1111 1111	1110 0000	1111 1111	1110 0000	1111 1111	1110 0000	1111 1111	1110 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0011 1100	0000 0000	0011 1100	0000 0000	0011 1100	0000 0000	0011 1100	0000 0000	XXXX XXXX	X000 0000	XXXX XXXX	X000 0000	XXXX XXXX	X000 0000	XXXX XXXX	X000 0000	states at po
REGISTER NO./ADDRESS	10h	11h	12h	13h	14h	15h	16h	17h	18h	19h	1Ah	1Bh	1Ch	1Dh	1Eh	1Fh	20h	21h	22h	23h	24h	25h	26h	27h	28h	29h	2Ah	2Bh	2Ch	2Dh	2Eh	2Fh	= Depends on input states at power-up.
R/W	٥		۵	=	۵		۵	Ľ	۵		۵	ـــــــــــــــــــــــــــــــــــــ	۵			۔ د			RMV	A A /1 -	DAM/	^^/	MA		DAM			- ^^/L	RAN	A A /1 -	MA		X = Dec

### **Register Descriptions**

Global Configuration Register (00h)—POR = 0000 0XXX

BIT	R/W	FUNCTION
7	R/W	Run: 0 = run 1 = standby
6	R/W	POR: 0 = normal operation 1 = reset all registers to POR values This bit automatically resets itself and will always return a 0 when read.
5	R/W	I <sup>2</sup> C Bus Timeout: 0 = enabled 1 = disabled The I <sup>2</sup> C interface will reset if SDA is low for more than 35ms.
4	R/W	<ul> <li>Fans to 100% on failure:</li> <li>0 = if a fan failure is detected, all other fan channels immediately go to full-scale drive voltage to ensure adequate cooling</li> <li>1 = disabled</li> </ul>
3	R/W	Oscillator Selection: Selects on-chip oscillator or 32.768kHz crystal/ceramic resonator. Use crystal if 1% RPM accuracy is required. 0 = internal oscillator (default at power-on) 1 = external 32.768kHz crystal When switching from the internal oscillator to an external crystal, the MAX6620 operates from the internal oscillator until the crystal oscillator has started up. If the crystal is damaged or the oscillator fails to start, the MAX6620 will continue to operate from the internal oscillator.

# **Quad Linear Fan-Speed Controller**

BIT	R/W				
2		transactions will go to full If the watchd previous DA	<b>rg:</b> , the watchdog monitors SDA and S0 between the master and the MAX66 -scale drive voltage. log times out and valid I <sup>2</sup> C transacti C value. The master can then progra the normal manner.	20 within the watchdog p ons begin to occur again	period, all fan output voltages , operation will resume with the
	R/W	periodically,	tchdog function is active, ensure th for example reading a status registr te is set by the state of the WD_STA I <sup>2</sup> C WATCHDOG PERIOD (s)	er.	ates to the MAX6620
1		00	Inactive (no watchdog)	WD_START = GND	
		01	2		
		10	6	_	
		11	10	WD_START = V <sub>CC</sub>	
				·	_
0	R	I <sup>2</sup> C Watchdog Status: 0 = I <sup>2</sup> C transactions occurred within watchdog period 1 = time between I <sup>2</sup> C transaction exceeds watchdog period This bit is cleared by I <sup>2</sup> C read from this register.			

# Global Configuration Register (00h)—POR = 0000 0XXX (continued)

### Fan Fault Register (01h)—POR = 0000 1111

BIT	R/W	FUNCTION							
		and the corresp short-term fault voltage will rer written. Writing	h fans have had faults detect bonding fault bit is set. The f s to be identified. After a fau nain zero until a Fan_Targe a new target drive voltage o time a new failure-detection	sted. When a fan fault is detected, the drive to the fan ault bits latch until they are cleared by reading, thus all status bit is cleared by reading, the correspondin et Drive Voltage register or Fan_Target TACH Regis or target TACH count will cause drive to be applied to a cycle will begin.	allowing <b>g output</b> s <b>ter is</b>				
		MODE	FAN_DRIVE VOLTAGE REGISTER	CONDITION	TIME (s)				
7	R	DAC Any	Any	TACH count exceeds value of Fan_ Target TACH count	>1				
			Locked rotor asserts						
		RPM	1FFh (full)	TACH count exceeds value of Fan_ Target TACH Count					
			<1FFh	TACH count exceeds two times of Fan_ Target TACH Count value	>1				
				TACH count reaches it full count of 7FFh					
				secutive faults are detected.					
6	R	Fan 3 Fault Sta							
5	R	Fan 2 Fault Sta							
4	R	Fan 1 Fault Sta							
3	R/W	Fan 4 Fault Ma Masks faults of fault status bit 0 = not mas 1 = masked	on selected fans from asser s: ked	ting the FAN_FAIL output. Faults will still be indica	ted by the				
2	R/W	Fan 3 Fault Ma	sk						
1	R/W	Fan 2 Fault Ma	sk						
0	R/W	Fan 1 Fault Ma	sk						

# **Quad Linear Fan-Speed Controller**

		Fan_	Configuration Registers (02h,	03h, 04h, 05h)—POR = 0XX0 00					
BIT	R/W		FUNCTION						
7	R/W	1 = RPM m TACH When changir the Fan_ Targ	<ul> <li>RPM/DAC:</li> <li>0 = DAC mode. The fan drive voltage is set by the value in the Fan_Target Drive Voltage register.</li> <li>1 = RPM mode. The fan drive voltage is adjusted to produce the TACH count value in the Fan_Target TACH Count register.</li> <li>When changing from DAC to RPM mode, if the current RPM value is different from the value selected in the Fan_Target TACH Count register, the drive voltage will start from the current value and increment/ decrement toward the desired value at the selected DAC rate-of-change.</li> </ul>						
6	R/W	<ul> <li>Spin-Up:</li> <li>When the fan drive voltage increases from 0V to a value less than the full-scale drive voltage, it may be necessary to drive the fan with the full-scale drive voltage for a brief period to ensure that the fan is spinning before reducing the drive to the selected value.</li> <li>When spin-up is selected, the fan is driven at the full-scale drive voltage until two tachometer pulses have been detected or locked rotor has been cleared. A maximum spin-up time is also selectable to ensure that the spin-up time is not excessive. After two tachometer pulses have been detected, or locked rotor has been cleared out, the drive voltage goes to the value in the Fan_ Target Drive Voltage register.</li> </ul>							
	R/W	D6:D5	e is set by the state of the SPINUP_START pir	POR CONDITION					
		00	No spin-up	SPIN_START pin = ground					
5		01	Spin-up until two tachometer pulses or clearing of locked rotor, or 0.5s (max)	SPIN_START pin = open					
5		10	Spin-up until two tachometer pulses or clearing of locked rotor, or 1s (max)	SPIN_START pin = V <sub>CC</sub>					
			11	Spin-up until two tachometer pulses or clearing of locked rotor, or 2s (max)	_				
4		Reserved							
3	R/W	Enables TACH 0 = disable	<b>TACH Input Enable:</b> Enables TACH input function and fan fault detection (automatically enabled in RPM mode). 0 = disabled. When disabled and TACH input is not used, bit 1 and bit 2 are ignored. 1 = enabled						
2	R/W	Selects TACH and assertion 0 = TACH of	TACH/Locked Rotor: Selects TACH input function as TACH count or locked rotor. In locked rotor mode, the TACH count stops and assertion of the TACH input indicates that the fan has stopped. 0 = TACH count 1 = locked rotor						
		Locked Rotor	Locked Rotor Polarity: 0 = low locked rotor. TACH input low in locked rotor mode indicates fan is stopped.						
1	R/W		ked rotor. TACH input low in locked rotor mo cked rotor. TACH input high in locked rotor m						

DIT	D/M		Fan_ Dyna				,			
BIT	R/W	Ean Sne	ed Range:		FUN	CTION				
7	R/W	The MAX 11-bit cou fan, as sh number o nominal s nominally therefore nominal s be 2948 c	The MAX6620 determines fan speed by counting the number of internal 8192Hz clock cycles (using an 11-bit counter) during one or more fan tachometer periods. Three bits set the nominal RPM range for the fan, as shown in the table below. As an example, a setting of 010 causes the MAX6620 to count the number of 8192Hz clock cycles that occur during four complete tachometer periods. If the fan has a nominal speed of 2000RPM and two tachometer pulses per revolution, one tachometer period will be nominally 15ms, and four tachometer periods will be 60ms. With an 8192Hz clock, the TACH count will therefore be equal to 491. With a fan speed of 1/3 the nominal value, the count will be 1474. If the fan's nominal speed is 1000RPM, the full-speed TACH count will be 983. At 1/3 the nominal speed, there will be 2948 clock cycles in four tachometer periods. This is greater than the maximum 11-bit count of 2047, so four tachometer periods is too many for this fan; a setting of 001 (two clock cycles) is recommended							
6	R/W	and D7:D is to obta at the mir maximum	below shows the 5 settings. The sh in the highest tack imum speed of in tachometer count ter Counts/(Counti NUMBER OF	aded combin nometer coun terest. For ex t will be three	nations will p nt without ex xample, if the e times the v	provide the b ceeding the e minimum s value shown	est results. ' maximum c speed of inte in the table	When setting ount of 2047 rest is 1/3 of	D7:D5, the g when the fan	
		D7:D5	TACH PERIODS COUNTED	500	1000	2000	4000	8000	16000	
		000	1	<b>491</b> (60ms)	<b>245</b> (30ms)	<b>122</b> (15ms)	<b>61</b> (7.5ms)	<b>30</b> (3.75ms)	<b>15</b> (1.875ms)	
									1	
		001	2	<b>983</b> (120ms)	<b>491</b> (60ms)	<b>245</b> (30ms)	<b>122</b> (15ms)	<b>61</b> (7.5ms)	<b>30</b> (3.75ms)	
		001	2			-		-		
5	R/W			(120ms) <b>1966</b>	(60ms) <b>983</b>	(30ms) <b>491</b>	(15ms) <b>245</b>	(7.5ms) <b>122</b>	(3.75ms) <b>61</b>	
5	R/W	010	4	(120ms) <b>1966</b> (240ms) <b>2047</b>	(60ms) 983 (120ms) 1966	(30ms) <b>491</b> (60ms) <b>983</b>	(15ms) <b>245</b> (30ms) <b>491</b>	(7.5ms) <b>122</b> (15ms) <b>245</b>	(3.75ms) 61 (7.5ms 122	

# **Quad Linear Fan-Speed Controller**

### Fan\_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 (continued)

BIT	R/W			FUNCTION						
		change bits determine	(at the DACFB_ inputs) ve the time interval between the time time interval between the time interval between time interval between the time interval between time interval between time interval between the time interval between tinterval between time interval between tinterval between time inte	en output voltage increm	e in 512 increments. The rate-of- ents/decrements. In RPM mode, a ue of 0.0625 is in effect when 0 is					
4	<ul> <li>When a target TACH count of 2047 (7FFh) is selected, the fan drive voltage immediately g A full-scale target count is assumed to mean that the intent is to shut down the fan, and g directly to 0 drive avoids the possibility of loss of control-loop feedback at high TACH cou slow- speed decrease toward 0 is desired, a target TACH count at the slowest practical va fan should be chosen. Once that count has been reached, selecting a count of 2047 (7FFI</li> </ul>									
3	R/W	<ul> <li>When a target fan is assumed that t target fan drive vo that drive voltage immediately to 0<sup>N</sup></li> <li>When the current immediately take</li> <li>When the current 2047 (7FFh) will i</li> </ul>	<ul> <li>is assumed that the intent is to shut down the fan. If a slow-speed decrease toward 0 is desired, a target fan drive voltage of the slowest practical value for the fan in question should be chosen. Once that drive voltage has been reached, selecting a target value of 0 will then take the drive immediately to 0V.</li> <li>When the current drive level is 0 in DAC mode, selecting a new target fan drive voltage will immediately take the voltage to that value. The fan will spin-up first if spin-up is enabled.</li> <li>When the current drive level is 0 in RPM mode, selecting a new target TACH count that is less than 2047 (7FFh) will immediately take the drive voltage will increment as needed to achieve the desired TACH</li> </ul>							
		D4:D2	TIME BETWEEN OUTPUT VOLTAGE D4:D2 INCREMENTS (s)		TIME FROM 33% TO 100%					
			DAC MODE	RPM MODE	(s)					
		000	0	0.0625	0					
		001	0.01	5625	10					
		010	0.0	3125	20					
2	R/W	011	0.0625	(default)	40					
		100	0.	125	80					
		101	0	.25	160					
		110	(	0.5	320					
		111		.0	640					
1		Reserved								
0	<u> </u>	Reserved								
0		neserveu								

### Fan\_ TACH Count Registers (10h, 12h, 14h, 16h)—POR = 1111 1111

BIT	R/W	FUNCTION
7		
6		
5		Fan_ TACH Count D10:D3:
4		Indicates the number of 8192Hz clock pulses counted during the counting period. The Fan_ TACH Count
3	R	consists of 11 bits contained in two bytes.
2		To minimize noise from spurious tachometer transitions, pulses less than 25µs are ignored.
1		
0		

### Fan\_ TACH Count Registers (11h, 13h, 15h, 17h)—POR = 1110 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ TACH Count D7:D5
5		

### Fan\_ Drive Voltage Registers (18h, 1Ah, 1Ch, 1Eh)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6		
5		Fan_ Drive Voltage D8:D1:
4	D	This is a 9-bit value that ranges from 0 to 511.
3	R	This register shows the actual fan drive voltage. When the value in this register is 480V, the nominal fan drive
2		voltage of V <sub>FAN</sub> is supplied to the fan, as shown in the table in the Fan_ Target Drive Voltage Registers section.
1		
0		

### Fan\_ Drive Voltage Registers (19h, 1Bh, 1Dh, 1Fh)—POR = 0000 0000

BIT	R/W	FUNCTION
7	R	Fan_ Drive Voltage D0
0	R	Full-Scale Status:         0 = DAC is driving with value of D8:D0 that is not at full scale         1 = DAC is driving with full scale voltage

## **Quad Linear Fan-Speed Controller**

### Fan\_ Target TACH Count Registers (20h, 22h, 24h, 26h)—POR = 0011 1100

The Fan\_ Target TACH Count consists of 11 bits contained in two bytes. The two bytes must be written in order in one or two  $I^2C$  transactions, with no other  $I^2C$ 

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION
7		Fan_ Target TACH Count D10:D3: In RPM mode, write the desired tachometer count to this register. The MAX6620 will then adjust the fan drive
6		voltage to achieve this tachometer count.
5		In DAC mode, this register has no effect.
4	- R/W	When changing from DAC mode to RPM mode, best results are obtained by loading this register with the desired TACH count before changing to RPM mode. The target TACH count for a given RPM will be obtained
3		by the following equation:
2		TargetTACH = $\frac{60}{NP \times BPM} \times SR \times 8192$
1		where: NP = number of TACH pulses per revolution
0		SR = 1, 2, 4, 8, 16, or 32 (see the fan_ speed range information in the <i>Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100</i> section)

### Fan\_ Target TACH Count Registers (21h, 23h, 25h, 27h)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ Target TACH Count D2:D0
5		

### Fan\_ Target Drive Voltage Registers (28h, 2Ah, 2Ch, 2Eh)—POR = XXXX XXXX

The Fan\_ Target Drive Voltage consists of 9 bits contained in two bytes. The two bytes must be written in order in one or two  $I^2C$  transactions with no other  $I^2C$ 

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION					
7		desired fan drive v	e that ranges from	registers. The MA	X6620 will then	ytes. In DAC mode, write the ramp the fan drive voltage to	
6	_	spin-up or after cha (7FFh). For examp	anging the Fan_ Ta e, if the fan is curre	rget TACH Count fr ently stopped with s	om 2047 (7FFh spin-up disable	oplied to the fan immediately after ) to a value lower than 2047 d, and a new Fan_ Target TACH	
5	-	programmed to imi Count is selected	mediately go to 609 from 2047 (7FFh), a	% of the full-scale c nd then close the l	drive voltage wh RPM control loc	d, the fan voltage can be nen the new Fan_ Target TACH op starting from that voltage. e at DACFB_) as follows:	
			:D0	. <u> </u>	VOLTAGE (V)		
4		DECIMAL	HEX	5V RANGE	12V RANGE	 I	
	R/W	0	000h	0.000	0.000		
3	11/ VV	200	0C8h	1.764	4.486		
0		300	12Ch	2.646	6.729		
	-	400	190h	3.527	8.972		
2		480	1E0h	4.232	10.766		
2		511	1FFh	4.506	11.462		
1		The value of the Fa	ue of the Fan_ Target Drive Voltage at POR o		nds on state of	the DAC_START pin, as shown	
		D8:D0			рт		
		DECIMAL	HEX	– DAC_STA			
0		0	000h	GND			
U		384	180h	Open			
		511	1FFh	VCC			

Fan_	<b>Target Drive</b>	Voltage Reg	gisters (29h,	2Bh, 2Dh,	2Fh)—POR =	: X000 0000
------	---------------------	-------------	---------------	-----------	------------	-------------

Bit	R/W	FUNCTION	
7	R	Fan_ Target Drive Voltage D0	

## **Quad Linear Fan-Speed Controller**

### **Applications Information**

### **External Pass Transistors**

Match external pass transistors to the fans being used. Ensure that the pass transistor is capable of handling the maximum fan current. For best results, the pass transistor's maximum current rating should be at least 50% greater than the fan's nominal supply current.

The transistor should also be capable of dissipating the worst-case power, which usually occurs when the fan is being driven to approximately 50% of the nominal supply voltage. The maximum power dissipation will depend on the thermal resistance of the transistor, its case, and the printed-circuit board (PCB) to which it is soldered. For example, if the worst-case transistor power dissipation occurs when the fan current is 100mA, and the voltage across the fan is 6.5V, the maximum power dissipation will be 650mW. A BCP69T1-D in a SOT223-4 package is rated at 1.5W at 25°C (about 1W at 70°C) when soldered to a 0.93in<sup>2</sup> (6cm<sup>2</sup>) copper PCB pad, and can easily handle this power dissipation. Larger copper pads, packages with lower thermal resistance, or different transistors can give significantly different results.

The MAX6620 uses an advanced output driver design that eliminates the large external capacitors often connected across the fan's power-supply terminals. For stability with a variety of fans, connect a  $0.1\mu$ F capacitor from DACFB\_ to ground.

#### Using a Low-Dropout Voltage Regulator (LDO) as the Pass Device

Voltage regulators can be used instead of discrete transistors to drive the fans (Figure 7). The voltage feedback loop is closed around the regulator to provide the desired output voltage. When using a voltage regulator, note the following:

- Most regulators require relatively large capacitors at their inputs and outputs for stability.
- Most regulators have a lower output voltage limit that is >0V. If removing the drive from the fan is necessary when using a regulator, choose a regulator that has an on/off control input and drive that input from the system microcontroller.

### Fan-Speed Control (DAC and RPM Modes)

The MAX6620 has two main modes for controlling fan speeds. In DAC mode, the MAX6620 produces an output voltage that drives the fan. This voltage is proportional to the main fan power-supply voltage (VFAN). Write the 9-bit desired voltage value in the Fan\_ Target Drive Voltage register.

In RPM mode, the MAX6620 monitors the tachometer signals from the fans through the TACH\_ inputs and adjusts the drive voltage to yield the desire tachometer count. The tachometer count is the number of internal 8192 clock cycles that are counted during the selected number of tachometer pulses.

#### Controlling 2-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan\_ Target Drive Voltage register. Tachometer monitoring is never done when controlling a 2-wire fan, so the TACH input enable bit in the Fan\_ Configuration register should be set to 0. Enabling the TACH input when using a 2-wire fan will result in an erroneous fan failure detection.

#### **Initial Settings:**

• Begin with the POR settings. The POR value of the fan\_ DAC rate-of-change bits (4:2 of the Fan\_ Dynamics Register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.

#### Starting the Fan:

• Write the desired drive voltage value to the Fan\_ Target Drive Voltage register.

#### **Changing Speeds:**

• Write the new desired drive voltage value to the Fan\_ Target Drive Voltage register.

### Stopping the Fan:

• Write a voltage value of 0 to the Fan\_ Target Drive Voltage register.

#### Controlling 3-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan\_ Target Drive Voltage register. 3-wire fans with tachometer outputs allow monitoring of the fan's speed to detect fan failure. To monitor a fan's speed, the TACH input should be enabled.




Figure 7. Using Low Dropout Voltage Regulators Instead of Discrete Transistors as the Pass Devices

## **Quad Linear Fan-Speed Controller**

#### **Initial Settings:**

- Begin with the POR settings. The POR value of the fan\_ DAC rate-of-change bits (4:2 of the Fan\_ Dynamics register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.
- Write the desired number of tachometer periods to be counted in the speed range bits (7:5 of the Fan\_ Dynamics register).
- Write the maximum allowable tachometer count to the Fan\_ Target TACH Count registers. Tachometer counts greater than this value will result in a fan fault detection. Choose a value that will not be encountered during normal operation, accounting for normal fan speed tolerances.

**Note:** Setting a full-scale target count (2047) will result in the fan drive going to 0V.

• Set the TACH input enable bit in the Fan\_ Configuration register to 1.

**Note:** This bit can be set after the fan has been started, if desired. If the bit is set before writing a target fan drive voltage, the target drive voltage should be set immediately after enabling the TACH input to avoid failure detection before the fan has started spinning.

#### Starting the Fan:

• Write the desired drive voltage value to the Fan\_ Target Drive Voltage register.

#### **Changing Speeds:**

• Write the new desired drive voltage value to the Fan\_ Target Drive Voltage register.

#### Stopping the Fan:

- Write a 0 to the TACH input enable bit in the Fan\_ Configuration register. This prevents the MAX6620 from deciding that the fan has failed after it has stopped.
- Write a voltage value of 0V to the Fan\_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably

operate. When the drive voltage reaches that value, write 0V to the Fan\_ Target Drive Voltage register.

### Controlling 3-Wire Fans (RPM Mode)

### Begin as in DAC mode and start the fan. Changing from DAC Mode to RPM Mode:

- Write the desired tachometer count to the Fan\_ TACH Count registers.
- Set bit 7 of the Fan\_ Configuration register to 1. This selects RPM mode. The fan will go to the selected speed.


**Note:** When the DAC rate-of-change is set to one of the faster values, the fan drive voltage can, depending on the fan's characteristics, undergo a slow oscillation. While this rarely has an audible impact, it can be reduced or eliminated by selecting a slower rate-of-change once the fan's speed has reached or approached its target value.

#### **Changing Speeds:**

• Write the desired tachometer count to the Fan\_ Target TACH Count registers.

#### Stopping the Fan:

- Write the current drive voltage into the Fan\_ Target Drive Voltage register.
- Write a value greater than the current tachometer count into the Fan\_ Target TACH Count register.
- Write a 0 to bit 7 of the Fan\_ Configuration register. This selects DAC mode.
- Write a 0 to the TACH input enable bit in the Fan\_ Configuration register. This prevents the MAX6620 from detecting a high TACH count and determining that the fan has failed.
- Write a voltage value of OV to the Fan\_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably operate. When the drive voltage reaches that value, write 0 to the Fan\_ Target Drive Voltage register.



## Typical Application Circuit

## Chip Information

PROCESS: CMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE NO.	LAND
TYPE	CODE		PATTERN NO.
28 TQFN	T2855+8	<u>21-0140</u>	<u>90-0028</u>

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/08	Initial release	—
1	1/13	Corrected Fan_ Dynamics register typos and hex values; added soldering temp; updated package info	12, 18, 20, 21, 24, 29



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### 30

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

### Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

### http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

### Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru\_4

moschip.ru\_6 moschip.ru\_9