

ULTRA LOW JITTER CRYSTAL OSCILLATOR (XO)

Features

- Available with select frequencies from 100 MHz to 312.5 MHz
- 3rd generation DSPLL[®] with superior jitter performance and high-power supply noise rejection
- 3x better frequency stability than SAW-based oscillators
- Available with LVPECL and LVDS outputs
- 3.3 and 2.5 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant


Applications

- 10/40/100G data centers
- 10G Ethernet switches/routers
- Fibre channel/SAS/storage
- Enterprise servers
- Networking
- Telecommunications

Description

The Si535/536 XO utilizes Silicon Labs' advanced DSPLL[®] circuitry to provide an ultra low jitter clock at high-speed differential frequencies. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si535/536 uses one fixed crystal to provide a wide range of output frequencies. This IC based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si535/536 IC based XO is factory programmed at time of shipment, thereby eliminating long lead times associated with custom oscillators.

Functional Block Diagram




Ordering Information:

See page 7.


Pin Assignments:

See page 6.

(Top View)



Si535



Si536

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Voltage ¹	V_{DD}	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
Supply Current	I_{DD}	Output enabled LVPECL	—	111	121	mA
		LVDS	—	90	98	mA
		Tristate mode	—	60	75	mA
Output Enable (OE) ²		V_{IH}	$0.75 \times V_{DD}$	—	—	V
		V_{IL}	—	—	0.5	V
Operating Temperature Range	T_A		–40	—	85	°C
Notes: - Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details. - OE pin includes a 17 kΩ pullup resistor to V_{DD}.						

Table 2. CLK $\pm$ Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Nominal Frequency ¹	f_O	LVPECL/LVDS	100	—	312.5	MHz
Initial Accuracy	f_i	Measured at +25 °C at time of shipping	—	±1.5	—	ppm
Temperature Stability ^{1,2}			–7 –20	— —	+7 +20	ppm
Aging	f_a	Frequency drift over first year	—	—	±3	ppm
		Frequency drift over 20 year life	—	—	±10	ppm
Total Stability ²		Temp stability = ±20 ppm	—	—	±31.5	ppm
		Temp stability = ±7 ppm	—	—	20	
Powerup Time ³	t_{OSC}	$T_A = -40^\circ\text{C} \text{ — } +85^\circ\text{C}$	—	—	10	ms
Notes: - See Section 3. "Ordering Information" on page 7 for the list of available frequencies. - Selectable parameter specified by part number. - Time from powerup or tristate mode to f_O.						

Table 3. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVPECL Output Option ¹	V_O	Mid-level	$V_{DD} - 1.42$	—	$V_{DD} - 1.25$	V
	V_{OD}	Swing (diff)	1.1	—	1.9	V_{PP}
	V_{SE}	Swing (Single-ended)	0.55	—	0.95	V_{PP}
LVDS Output Option ²	V_O	Mid-level	1.125	1.20	1.275	V
	V_{OD}	Swing (diff)	0.5	0.7	0.9	V_{PP}
Rise/Fall time (20/80%)	t_R, t_F		—	—	350	ps
Symmetry (duty cycle)	SYM	Differential	45	—	55	%
Notes: 1. $50\ \Omega$ to $V_{DD} - 2.0\text{ V}$. 2. $R_{term} = 100\ \Omega$ (differential).						

Table 4. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVPECL/LVDS Phase Jitter* (RMS)	ϕ_J	10 kHz to 1 MHz (data center)	—	0.19	0.35	ps
		12 kHz to 20 MHz brickwall	—	0.25	0.40	ps

***Note:** Applies to output frequencies: 156.25 MHz.

Table 5. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVPECL/LVDS Period Jitter*	J_{PER}	RMS	—	2	—	ps
		Peak-to-Peak	—	14	—	ps

***Note:** N = 1000 cycles.



Figure 1. Si535/536 Typical Phase Noise at 156.25 MHz

Table 6. Environmental Compliance

The Si535/536 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross & Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Moisture Sensitivity Level	J-STD-020, MSL1
Contact Pads	Gold over Nickel

Table 7. Thermal Characteristics

(Typical values $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	—	84.6	—	$^{\circ}\text{C/W}$
Thermal Resistance Junction to Case	θ_{JC}	Still Air	—	38.8	—	$^{\circ}\text{C/W}$
Ambient Temperature	T_A		−40	—	85	$^{\circ}\text{C}$
Junction Temperature	T_J		—	—	125	$^{\circ}\text{C}$

Table 8. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T_{AMAX}	85	$^{\circ}\text{C}$
Supply Voltage, 2.5/3.3 V Option	V_{DD}	−0.5 to +3.8	V
Input Voltage (any input pin)	V_I	−0.5 to $V_{DD} + 0.3$	V
Storage Temperature	T_S	−55 to +125	$^{\circ}\text{C}$
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2500	V
Soldering Temperature (Pb-free profile) ²	T_{PEAK}	260	$^{\circ}\text{C}$
Soldering Temperature Time @ T_{PEAK} (Pb-free profile) ²	t_P	20–40	seconds

Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.

2. Pin Descriptions

(Top View)





Table 9. Pinout for Si535 Series


Pin	Symbol	Function
1	NC	No connection
2	OE	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled
3	GND	Electrical and Case Ground
4	CLK+	Oscillator Output
5	CLK–	Complementary Output
6	V _{DD}	Power Supply Voltage
*Note: OE includes a 17 kΩ pullup resistor to V _{DD} .		

Table 10. Pinout for Si536 Series

Pin	Symbol	Function
1	OE	Output enable 0 = clock output disabled (outputs tristated) 1 = clock output enabled
2	No connection	No connection
3	GND	Electrical and Case Ground
4	CLK+	Oscillator Output
5	CLK–	Complementary output
6	V _{DD}	Power Supply Voltage
*Note: OE includes a 17 kΩ pullup resistor to V _{DD} .		

3. Ordering Information

The Si535/536 XO supports a variety of options including frequency, temperature stability, output format, and V_{DD} . The Si535 and Si536 XO series are supplied in an industry-standard, RoHS compliant, 6-pad, 5 x 7 mm package. The Si536 Series supports an alternate OE pinout (pin #1) for the LVPECL and LVDS output formats. See Tables 9 and 10 for the pinout differences between the Si535 and Si536 series.



Example P/N: 535AB156M250DGR is a 5 x 7 XO in a 6 pad package. The frequency is 156.250 MHz, with a 3.3 V supply, LVPECL output, and Output Enable active high polarity. Temperature stability is specified as ± 20 ppm. The part is specified for -40 to +85 °C ambient temperature range operation and is shipped in tape and reel format.

Figure 2. Part Number Convention

5. 6-Pin PCB Land Pattern

Figure 4 illustrates the 6-pin PCB land pattern for the Si535/536. Table 12 lists the values for the dimensions shown in the illustration.




Figure 4. Si535/536 PCB Land Pattern

Table 12. PCB Land Pattern Dimensions (mm)

Dimension	Min
C1	4.20
E	2.54
X1	1.55
Y1	1.95

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. Si535/Si536 Mark Specification

Figure 5 illustrates the mark specification for the Si535/Si536. Table 13 lists the line information.




Figure 5. Mark Specification

Table 13. Si53x Top Mark Description

Line	Position	Description
1	1–10	“SiLabs”+ Part Family Number, 53x (First 3 characters in part number where x = 5 indicates a 535 device and x = 6 indicates a 536 device).
2	1–10	Si535, Si536: Option1 + Option2 + Freq(7) + Temp Si535/Si536 w/ 8-digit resolution: Option1 + Option2 + ConfigNum(6) + Temp
3	Trace Code	
	Position 1	Pin 1 orientation mark (dot)
	Position 2	Product Revision (D)
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2013 = 3)
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site
	Position 10	“+” to indicate Pb-Free and RoHS-compliant

DOCUMENT CHANGE LIST

Revision 0.2 to Revision 0.3

- Updated Table 7 on page 5.

Revision 0.3 to Revision 0.5

- Updated Note 1 in Table 2 on page 2.
- Updated Symmetry Test Condition in Table 3 on page 3.
- Updated Table 4 on page 4.
- Updated Table 5 on page 4.
- Updated XXXMXXX text in Figure 2 on page 7.
- Updated 4. "Package Outline" on page 8.

Revision 0.5 to Revision 0.6

- Updated Figure 2 on page 7.
- Updated Land Pattern information on page 10.

Revision 0.6 to Revision 0.7

- Updated Powerup Time's test condition in Table 2 on page 2.
- Added new frequency option to Figure 2 on page 7.

Revision 0.7 to Revision 1.0

- Updated Table 4 Phase Jitter's test condition and maximum values.

Revision 1.0 to Revision 1.1

- Added 100 MHz ordering option.

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>
and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

<http://moschip.ru/get-element>

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru

moschip.ru_4

moschip.ru_6

moschip.ru_9