

Features

- All output pair skew <100 ps typical (250 ps maximum)
- 3.75 MHz to 80 MHz output operation
- User selectable output functions
- ❐ Selectable skew to 18 ns
- ❐ Inverted and non-inverted
- ❐ Operation at 1⁄2 and 1⁄4 input frequency
- ❐ Operation at 2 × and 4 × input frequency (input as low as 3.75 MHz)
- Zero input to output delay
- 50% duty cycle outputs
- Outputs drive 50 Ω terminated lines
- Low operating current
- 32-pin PLCC package
- \blacksquare Jitter < 200 ps peak-to-peak (< 25 ps RMS)

Functional Description

The CY7B991 and CY7B992 Programmable Skew Clock Buffers (PSCB) offer user selectable control over system clock functions. These multiple output clock drivers provide the system integrator with functions necessary to optimize the timing of high performance computer systems. Each of the eight individual drivers, arranged in four pairs of user controllable outputs, can drive terminated transmission lines with impedances as low as 50Ω . They can deliver minimal and specified output skews and full swing logic levels (CY7B991 TTL or CY7B992 CMOS).

Each output is hardwired to one of the nine delay or function configurations. Delay increments of 0.7 to 1.5 ns are determined by the operating frequency with outputs that skew up to ±6 time units from their nominal "zero" skew position. The completely integrated PLL allows cancellation of external load and transmission line delay effects. When this "zero delay" capability of the PSCB is combined with the selectable output skew functions, you can create output-to-output delays of up to ± 12 time units.

Divide-by-two and divide-by-four output functions are provided for additional flexibility in designing complex clock systems. When combined with the internal PLL, these divide functions enable distribution of a low frequency clock that are multiplied by two or four at the clock destination. This facility minimizes clock distribution difficulty, allowing maximum system clock speed and flexibility.

For a complete list of related documentation, [click here](http://www.cypress.com/?rID=13827).

Logic Block Diagram

Contents

Pinouts

Figure 1. 32-pin PLCC pinout

Pin Definitions

Block Diagram Description

Phase Frequency Detector and Filter

The Phase Frequency Detector and Filter blocks accept inputs from the reference frequency (REF) input and the feedback (FB) input and generate correction information to control the frequency of the Voltage Controlled Oscillator (VCO). These blocks, along with the VCO, form a Phase Locked Loop (PLL) that tracks the incoming REF signal.

VCO and Time Unit Generator

The VCO accepts analog control inputs from the PLL filter block. It generates a frequency used by the time unit generator to create discrete time units that are selected in the skew select matrix. The operational range of the VCO is determined by the FS control pin. The time unit (t_U) is determined by the operating frequency of the device and the level of the FS pin as shown in [Table 1.](#page-3-4)

Skew Select Matrix

The skew select matrix contains four independent sections. Each section has two low skew, high fanout drivers (\times Q0, \times Q1), and two corresponding three level function select (× F0, × F1) inputs. [Table 2](#page-3-5) shows the nine possible output functions for each section as determined by the function select inputs. All times are measured with respect to the REF input assuming that the output connected to the FB input has $0t_U$ selected.

Function Selects		Output Functions		
1F1, 2F1, 3F1, 4F1	1F0, 2F0, 3F0, 4F0	1Q0, 1Q1, 2Q0, 2Q1	3Q0, 3Q1	4Q0, 4Q1
LOW	LOW	$-4t_{11}$	Divide by 2	Divide by 2
LOW	MID	$-3t_U$	$-6t_{11}$	$-6t_{1}$
LOW	HIGH	$-2t_{1}$	$-4t_{11}$	$-4t_{1}$
MID	LOW	$-1t_{11}$	$-2t_{11}$	$-2t_{1}$
MID	MID	$0t_{11}$	$0t_U$	$0t_{11}$
MID	HIGH	$+1t_{11}$	$+2t_{11}$	$+2t_{11}$
HIGH	LOW	$+2t_{1}$	$+4t_{11}$	$+4t_{1}$
HIGH	MID	$+3t_{U}$	$+6t_{11}$	$+6t_{1}$
HIGH	HIGH	$+4t_{11}$	Divide by 4	Inverted

Table 2. Programmable Skew Configurations [[1\]](#page-3-6)

Notes

1. For all tristate inputs, HIGH indicates a connection to V_{CC}, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry

holds an unconnected input to V_{CC}/2.
2. The level is set on FS is determined by the "normal" operating frequency (fNOM) of the VCO and Time Unit Generator (see [Logic Block Diagram on page 1](#page-0-0)). Nominal frequency (fNOM) always appears at 1Q0 and the other outputs when they are operated in their undivided modes (see [Table 2\)](#page-3-5). The frequency appearing at the REF
and FB inputs are fNOM when the output connected to FB is undiv

^{3.} When the FS pin is selected HIGH, the REF input must not transition upon power up until V_{CC} has reached 4.3 V.

[Figure 2](#page-4-1) shows the typical outputs with FB connected to a zero skew output. [[4\]](#page-4-2)

Test Mode

The TEST input is a three level input. In normal system operation, this pin is connected to ground, enabling the CY7B991 or CY7B992 to operate as explained in [Skew Select](#page-3-3) [Matrix on page 4](#page-3-3). For testing purposes, any of the three level inputs can have a removable jumper to ground, or be tied LOW through a 100 Ω resistor. This enables an external tester to change the state of these pins.

If the TEST input is forced to its MID or HIGH state, the device operates with its internal phase locked loop disconnected, and input levels supplied to REF directly controls all outputs. Relative output to output functions are the same as in normal mode.

In contrast with normal operation (TEST tied LOW), all outputs function based only on the connection of their own function selects inputs (× F0 and × F1) and the waveform characteristics of the REF input.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Operating Range

Electrical Characteristics

Over the Operating Range

Electrical Characteristics

Over the Operating Range

Notes

5. Total power dissipation per output pair can be approximated by the following expression that includes device power dissipation plus power dissipation due to the load

circuit: CY7B991:PD = [(22 + 0.61F) + [((1550 – 2.7F)/Z) + (.0125FC)]N] × 1.1 CY7B992:PD = [(19.25+ 0.94F) + [((700 + 6F)/Z) + (.017FC)]N] × 1.1 See note [7](#page-6-0) for variable definition.

6. CY7B991 must be tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only. CY7B992 outputs must not be shorted to GND. Doing so may cause permanent damage.

7. Total output current per output pair is approximated by the following expression that includes device current plus load current:
CY7B991: I_{CCN} = [(4 + 0.11F) + [((835 – 3F)/Z) + (.0022FC)]N] × 1.1
CY7B992: I_{CCN} = [(

Where F = frequency in MHz; C = capacitive load in pF; Z = line impedance in ohms; N = number of loaded outputs; 0, 1, or 2; FC = F × C.

8. Applies to REF and FB inputs only. Tested initially and after any design or process changes that may affect these parameters.

Capacitance

Thermal Resistance

AC Test Loads and Waveforms

R1=130 R2=91 C_{L} = 50 pF (C_L =30 pF for –2 and –5 devices)
(Includes fixture and probe capacitance)

TTL ACTest Load (CY7B991) TTL Input Test Waveform (CY7B991)

CMOS Input Test Waveform (CY7B992)

Notes

9. CMOS output buffer current and power dissipation specified at 50 MHz reference frequency.

^{10.} Tested initially and after any design or process change that may affect these parameters.

Switching Characteristics

Over the Operating Range

Notes
11. The level is set on FS is determined by the "normal" operating frequency (fNOM) of the VCO and Time Unit Generator (see [Logic Block Diagram on page 1](#page-0-0)). Nominal
11. The level is set on FS is determined by the "no

12. Test measurement levels for the CY7B991 are TTL levels (1.5 V to 1.5 V). Test measurement levels for the CY7B992 are CMOS levels (V_{CC}/2 to V_{CC}/2). Test conditions assume signal transition times of 2 ns or less and

13. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affect these parameters.
14. For all tristate inputs, HIGH indicates a connection to V_{CC}, LOW indicates a connectio holds an unconnected input to $V_{\rm CC}/2$.

15. When the FS pin is selected HIGH, the REF input must not transition upon power up until V_{CC} has reached 4.3 V.

16. Except as noted, all CY7B992-2 and -5 timing parameters are specified to 80 MHz with a 30 pF load.
17. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the s 50 pF and terminated with 50 Ω to 2.06 V (CY7B991) or V_{CC}/2 (CY7B992).

18. t_{SKEWPR} is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0t_U.

19. t_{SKEW0} is defined as the skew between outputs when they are selected for $0t_U$. Other outputs are divided or inverted but not shifted.

20. $C_L = 0$ pF. For $C_L = 30$ pF, $t_{SKEW0} = 0.35$ ns.

21. t_{DFV} is the output-to-output skew between any two devices operating under the same conditions (V_{CC} ambient temperature, air flow, and so on.)

22. t_{oDCV} is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in t_{SKEW2} and t_{SKEW4} specifications.

23. Specified with outputs loaded with 30 pF for the CY7B99X-2 and -5 devices and 50 pF for the CY7B99X-7 devices. Devices are terminated through 50 Ω to 2.06 V
(CY7B991) or V_{CC}/2 (CY7B992).

24. tPWH is measured at 2.0 V for the CY7B991 and 0.8 V_{CC} for the CY7B992. tPWL is measured at 0.8V for the CY7B991 and 0.2 V_{CC} for the CY7B992.
25. t_{ORISE} and t_{OFALL} measured between 0.8V and 2.0V for the CY7B991

26. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a n

Switching Characteristics

Over the Operating Range

Notes

27. The level is set on FS is determined by the "normal" operating frequency (fNOM) of the VCO and Time Unit Generator (see [Logic Block Diagram on page 1](#page-0-0)). Nominal frequency (_{NOM}) always appears at 1Q0 and the other outp

28. Test measurement levels for the CY7B991 are TTL levels (1.5 V to 1.5 V). Test measurement levels for the CY7B992 are CMOS levels (V_{CC}/2 to V_{CC}/2). Test conditions assume signal transition times of 2 ns or less and output loading as shown in the [Figure 3 on page 8](#page-7-5) unless otherwise specified.

29. For all tristate inputs, HIGH indicates a connection to V_{CC}, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry
holds an unconnected input to V_{CC}/2.
30. When the

31. Except as noted, all CY7B992-2 and -5 timing parameters are specified to 80 MHz with a 30 pF load.

32. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same t_U delay is selected when all are loaded with 50Ω to 2.06 V (CY7B991) or V_{CC}/2 (CY7B992).

33. t_{SKEWPR} is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for $0t_{U}$

 $34. t_{SKEW0}$ is defined as the skew between outputs when they are selected for 0t_U. Other outputs are divided or inverted but not shifted.

35. C_L = 0 pF. For C_L = 30 pF, t_{SKEW0} = 0.35 ns.
36. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affect these parameters.
37. t_{DEV} is the output-to-output sk

38. t_{ODCV} is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in t_{SKEW2} and t_{SKEW4} specifications.

39. Specified with outputs loaded with 30 pF for the CY7B99X-2 and -5 devices and 50 pF for the CY7B99X-7 devices. Devices are terminated through 50 Ω to 2.06 V (CY7B991) or V_{CC}/2 (CY7B992).

40. tPWH is measured at 2.0 V for the CY7B991 and 0.8 V_{CC} for the CY7B992. tPWL is measured at 0.8V for the CY7B991 and 0.2 V_{CC} for the CY7B992.
41. t_{ORISE} and t_{OFALL} measured between 0.8V and 2.0V for the CY7B991

42. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a

Switching Characteristics

Over the Operating Range

Notes

43. The level is set on FS is determined by the "normal" operating frequency (fNOM) of the VCO and Time Unit Generator (see [Logic Block Diagram on page 1](#page-0-0)). Nominal frequency (_{ROM}) always appears at 1Q0 and the other outp

44. Test measurement levels for the CY7B991 are TTL levels (1.5 V to 1.5 V). Test measurement levels for the CY7B992 are CMOS levels (V_{CC}/2 to V_{CC}/2). Test conditions assume signal transition times of 2 ns or less and

45. For all tristate inputs, HIGH indicates a connection to V_{CC}, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to $V_{\text{CC}}/2$.

46. Except as noted, all CY7B992-2 and -5 timing parameters are specified to 80 MHz with a 30 pF load.

47. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same t_U delay is selected when all are loaded with 50 pF and terminated with 50 Ω to 2.06 V (CY7B991) or V_{CC}/2 (CY7B992).

48. t_{SKEWPR} is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0t_U.

 $49. t_{SKEW0}$ is defined as the skew between outputs when they are selected for $0t_0$. Other outputs are divided or inverted but not shifted.

50. $C_{L} = 0$ pF. For $C_{L} = 30$ pF, $t_{SKEW0} = 0.35$ ns.

51. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affect these parameters.

52. t_{DEV} is the output-to-output skew between any two devices operating under the same conditions (V_{CC} ambient temperature, air flow, and so on.)

53. t_{ODCV} is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in t_{SKEW2} and t_{SKEW4} specifications.

54. Specified with outputs loaded with 30 pF for the CY7B99X-2 and -5 devices and 50 pF for the CY7B99X-7 devices. Devices are terminated through 50 Ω to 2.06 V (CY7B991) or V_{CC}/2 (CY7B992).

55. tPWH is measured at 2.0 V for the CY7B991 and 0.8 V_{CC} for the CY7B992. tPWL is measured at 0.8V for the CY7B991 and 0.2 V_{CC} for the CY7B992.

56. t_{ORISE} and t_{OFALL} measured between 0.8V and 2.0V for the CY7B991 or 0.8 V_{CC} and 0.2 V_{CC} for the CY7B992.

57. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a

AC Timing Diagrams

Operational Mode Descriptions

[Figure 4](#page-12-1) shows the PSCB configured as a zero skew clock buffer. In this mode the 7B991/992 is used as the basis for a low-skew clock distribution tree. When all of the function select inputs (× F0, × F1) are left open, the outputs are aligned and each drives a terminated transmission line to an independent load.

The FB input is tied to any output in this configuration and the operating frequency range is selected with the FS pin. The low-skew specification, coupled with the ability to drive terminated transmission lines (with impedances as low as 50 ohms), enables efficient printed circuit board design.

Figure 5. Programmable Skew Clock Driver

[Figure 5](#page-12-2) shows a configuration to equalize skew between metal traces of different lengths. In addition to low skew between outputs, the PSCB is programmed to stagger the timing of its outputs. Each of the four groups of output pairs are programmed to different output timing. Skew timing is adjusted over a wide range in small increments with the appropriate strapping of the

function select pins. In this configuration the 4Q0 output is fed back to FB and configured for zero skew. The other three pairs of outputs are programmed to yield different skews relative to the feedback. By advancing the clock signal on the longer traces or retarding the clock signal on shorter traces, all loads can receive the clock pulse at the same time.

In this illustration the FB input is connected to an output with 0 ns skew (× F1, × F0 = MID) selected. The internal PLL synchronizes the FB and REF inputs and aligns their rising edges to ensure that all outputs have precise phase alignment.

Clock skews are advanced by ± 6 time units (t_{U}) when using an output selected for zero skew as the feedback. A wider range of delays is possible if the output connected to FB is also skewed. Since "Zero Skew", $+t_U$, and $-t_U$ are defined relative to output groups, and since the PLL aligns the rising edges of REF and FB, you can create wider output skews by proper selection of the \times Fn inputs. For example, a +10 t_U between REF and 3Qx is achieved by connecting 1Q0 to FB and setting 1F0 = 1F1 = GND, $3F0 = MID$, and $3F1 = High$. (Since FB aligns at $-4t_U$ and $3Qx$ skews to +6t_U, a total of +10t_U skew is realized.) Many other configurations are realized by skewing both the outputs used as the FB input and skewing the other outputs.

Figure 6. Inverted Output Connections

[Figure 6](#page-13-1) shows an example of the invert function of the PSCB. In this example the 4Q0 output used as the FB input is programmed for invert (4F0 = 4F1 = HIGH) while the other three pairs of outputs are programmed for zero skew. When 4F0 and 4F1 are tied high, 4Q0 and 4Q1 become inverted zero phase outputs. The PLL aligns the rising edge of the FB input with the rising edge of the REF. This causes the 1Q, 2Q, and 3Q outputs to become the "inverted" outputs with respect to the REF input. It is possible to have 2 inverted and 6 non-inverted outputs or 6 inverted and 2 non-inverted outputs by selecting the output connected to FB. The correct configuration is determined by the need for more (or fewer) inverted outputs. 1Q, 2Q, and 3Q outputs can also be skewed to compensate for varying trace delays independent of inversion on 4Q.

[Figure 7](#page-13-0) shows the PSCB configured as a clock multiplier. The 3Q0 output is programmed to divide by four and is sent to FB. This causes the PLL to increase its frequency until the 3Q0 and 3Q1 outputs are locked at 20 MHz while the 1Qx and 2Qx outputs run at 80 MHz. The 4Q0 and 4Q1 outputs are programmed to divide by two, that results in a 40 MHz waveform at these outputs. Note that the 20 and 40 MHz clocks fall simultaneously and are out of phase on their rising edge. This enables the designer to use the rising edges of the $\frac{\gamma}{2}$ frequency and $\frac{1}{4}$ frequency outputs without concern for rising edge skew. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run at 80 MHz and are skewed by programming their select inputs accordingly. Note that the FS pin is wired for 80 MHz operation because that is the frequency of the fastest output.

Figure 8. Frequency Divider Connections

[Figure 8](#page-13-2) demonstrates the PSCB in a clock divider application. 2Q0 is fed back to the FB input and programmed for zero skew. 3Qx is programmed to divide by four. 4Qx is programmed to divide by two. Note that the falling edges of the 4Qx and 3Qx outputs are aligned. This enables the use of rising edges of the $\frac{1}{2}$ frequency and $\frac{1}{4}$ frequency without concern for skew mismatch. The 1Qx outputs are programmed to zero skew and

are aligned with the 2Qx outputs. In this example, the FS input is grounded to configure the device in the 15 MHz to 30 MHz range since the highest frequency output is running at 20 MHz. [Figure 9](#page-14-0) shows some of the functions that are selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that offer divide-by-2 and divide-by-4 timing. An inverted output enables the system designer to clock different subsystems on opposite edges, without suffering from the pulse asymmetry typical of non-ideal loading. This function enables each of the two subsystems to clock 180 degrees out of phase and align within the skew specifications.

The divided outputs offer a zero delay divider for portions of the system that need the clock divided by either two or four, and still remain within a narrow skew of the "1X" clock. Without this feature, an external divider is added, and the propagation delay of the divider adds to the skew between the different clock signals.

These divided outputs, coupled with the Phase Locked Loop, enables the PSCB to multiply the clock rate at the REF input by either two or four. This mode enables the designer to distribute a low frequency clock between various portions of the system, and then locally multiply the clock rate to a more suitable frequency, still maintaining the low skew characteristics of the clock driver. The PSCB performs all of the functions described in this section at the same time. It multiplies by two and four or divides by two (and four) at the same time. In other words, it is shifting its outputs over a wide range or maintaining zero skew between selected outputs.

Figure 10. Board-to-Board Clock Distribution

[Figure 10](#page-15-0) shows the CY7B991 and 992 connected in series to construct a zero skew clock distribution tree between boards. Delays of the downstream clock buffers are programmed to compensate for the wire length (that is, select negative skew equal to the wire delay) necessary to connect them to the master

clock source, approximating a zero delay clock tree. Cascaded clock buffers accumulates low frequency jitter because of the non-ideal filtering characteristics of the PLL filter. Do not connect more than two clock buffers in series.

Ordering Information

Ordering Code Definitions

Package Diagram

Figure 11. 32-pin PLCC (0.453 × 0.553 inches) J32 Package Outline, 51-85002

51-85002 *E

Acronyms Document Conventions

Units of Measure

Document History Page

Document History Page (continued)

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC](http://www.cypress.com/psoc)[® Solutions](http://www.cypress.com/psoc) [PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) [PSoC 6 MCU](http://cypress.com/psoc6)

[Cypress Developer Community](http://www.cypress.com/cdc) [Community |](https://community.cypress.com/welcome) [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

[Technical Support](http://www.cypress.com/support) [cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2001-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product
to deviate from published liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this
information and any re systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-07138 Rev. *O Revised April 18, 2018 Revised April 18, 2018

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9