

# MachXO3™ Family Data Sheet

Advance DS1047 Version 1.2, October 2014



# MachXO3 Family Data Sheet Introduction

October 2014 Advance Data Sheet DS1047

#### **Features**

#### ■ Solutions

- Smallest footprint, lowest power, high data throughput bridging solutions for mobile applications
- Optimized footprint, logic density, IO count, IO performance devices for IO management and logic applications
- High IO/logic, lowest cost/IO, high IO devices for IO expansion applications

#### **■** Flexible Architecture

- Logic Density ranging from 640 to 6.9K LUT4
- · High IO to LUT ratio with up to 335 IO pins

#### Advanced Packaging

- 0.4 mm pitch: 1K to 4K densities in very small footprint WLCSP (2.5 mm x 2.5 mm to 3.8 mm x 3.8 mm) with 28 to 63 IOs
- 0.5 mm pitch: 640 to 6.9K LUT densities in 6 mm x 6 mm to 10 mm x 10 mm BGA packages with up to 281 IOs
- 0.8mm pitch: 1K to 6.9K densities with up to 335 IOs in BGA packages

# ■ Pre-Engineered Source Synchronous I/O

- DDR registers in I/O cells
- · Dedicated gearing logic
- 7:1 Gearing for Display I/Os
- · Generic DDR, DDRx2, DDRx4

#### ■ High Performance, Flexible I/O Buffer

- Programmable syslO<sup>™</sup> buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - LVDS, Bus-LVDS, MLVDS, LVPECL
  - MIPI D-PHY Emulated
  - Schmitt trigger inputs, up to 0.5 V hysteresis
- · Ideal for IO bridging applications
- I/Os support hot socketing
- On-chip differential termination
- Programmable pull-up or pull-down mode

#### Flexible On-Chip Clocking

- · Eight primary clocks
- Up to two edge clocks for high-speed I/O interfaces (top and bottom sides only)
- Up to two analog PLLs per device with fractional-n frequency synthesis
  - Wide input frequency range (7 MHz to 400 MHz)

#### Non-volatile, Multi-time Programmable

- Instant-on
  - Powers up in microseconds
- Single-chip, secure solution
- Programmable through JTAG, SPI or I<sup>2</sup>C
- Optional dual boot with external SPI memory

#### TransFR Reconfiguration

In-field logic update while IO holds the system state

#### ■ Enhanced System Level Support

- On-chip hardened functions: SPI, I<sup>2</sup>C, timer/ counter
- On-chip oscillator with 5.5% accuracy
- · Unique TraceID for system tracking
- Single power supply with extended operating range
- IEEE Standard 1149.1 boundary scan
- IEEE 1532 compliant in-system programming

#### Applications

- Consumer Electronics
- Compute and Storage
- Wireless Communications
- Industrial Control Systems
- Automotive System



Table 1-1. MachXO3L Family Selection Guide

Features		XO3L-640	XO3L-1300	XO3L-2100	XO3L-4300	XO3L-6900
LUTs		640	1300	2100	4300	6900
Distributed RAM (Kbits)		5	10	16	34	54
EBR SRAM (Kbits)		64	64	74	92	240
Number of PLLs		1	1	1	2	2
Hardened Functions:	I2C	2	2	2	2	2
	SPI	1	1	1	1	1
	Timer/Counter	1	1	1	1	1
	Oscillator	1	1	1	1	1
MIPI D-PHY Support		Yes	Yes	Yes	Yes	Yes
Multi Time Programmabl	e NVCM	Yes	Yes	Yes	Yes	Yes
Packages			1	Ю		•
36-ball WLCSP <sup>1</sup> (2.5 mm x 2.5 mm, 0.4 mm)			28			
49-ball WLCSP <sup>1</sup> (3.2 mm x 3.2 mm, 0.4 mm)				38		
81-ball WLCSP <sup>1</sup> (3.8 mm x 3.8 mm, 0.4 mm)					63	
121-ball csfBGA <sup>1</sup> (6 mm x 6 mm, 0.5 mm)		100	100	100	100	
256-ball csfBGA <sup>1</sup> (9 mm x 9 mm, 0.5 mm)			206	206	206	206
324-ball csfBGA <sup>1</sup> (10 mm x 10 mm, 0.5 mm)				268	268	281
256-ball caBGA <sup>2</sup> (14 mm x 14mm, 0.8 mm)			206	206	206	206
324-ball caBGA <sup>2</sup> (15 mm x 15 mm, 0.8 mm)			-	279	279	279
400-ball caBGA <sup>2</sup> (17 mm x 17 mm, 0.8 mm)				-	335	335

<sup>1.</sup> Package is only available for E=1.2 V devices.

#### Introduction

MachXO3<sup>™</sup> device family is an Ultra-Low Density family that supports the most advanced programmable bridging and IO expansion. It has the breakthrough IO density and the lowest cost per IO. The device IO features have the integrated support for latest industry standard IO.

The MachXO3L family of low power, instant-on, non-volatile PLDs has five devices with densities ranging from 640 to 6900 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO3L devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

<sup>2.</sup> Package is only available for C=2.5 V/3.3 V devices.



The MachXO3L devices are available in two versions C and E with two speed grades: -5 and -6, with -6 being the fastest. C devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3 V or 2.5 V. E devices only accept 1.2 V as the external VCC supply voltage. With the exception of power supply voltage both C and E are functionally compatible with each other.

The MachXO3L PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 x 2.5 mm WLCSP to the 17 x 17 mm caBGA. MachXO3L devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The MachXO3L devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO3L devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO3L devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO3L devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO3L family of devices. Popular logic synthesis tools provide synthesis library support for MachXO3L. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO3L device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE™ modules, including a number of reference designs licensed free of charge, optimized for the MachXO3L PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.




# MachXO3 Family Data Sheet Architecture

October 2014 Advance Data Sheet DS1047

# **Architecture Overview**

The MachXO3L family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). The larger logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figures 2-1 and 2-2 show the block diagrams of the various family members.


Figure 2-1. Top View of the MachXO Device



Note: MachXO3L-640 is similar to MachXO3L-1300. MachXO3L-640 has a lower LUT count.



Figure 2-2. Top View of the MachXO3L-4300 Device



Note: MachXO3L-1300, MachXO3L-2100 and MachXO3L-6900 are similar to MachXO3L-4300. MachXO3L-1300 has a lower LUT count, one PLL, and seven EBR blocks. MachXO3L-2100 has a lower LUT count, one PLL, and eight EBR blocks. MachXO3L-6900 has a higher LUT count, two PLLs, and 26 EBR blocks.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO3L family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT usage.

The MachXO3L registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO3L architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. These blocks are located at the ends of the on-chip NVCM block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO3L devices provide commonly used hardened functions such as SPI controller, I<sup>2</sup>C controller and timer/counter.


Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO3L devices are available for operation from 3.3V, 2.5V and 1.2V power supplies, providing easy integration into the overall system.



# **PFU Blocks**

The core of the MachXO3L device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-3. PFU Block Diagram



#### **Slices**

Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chipselect and wider RAM/ROM functions.


Table 2-1. Resources and Modes Available per Slice

	PFU Block		
Slice	Resources	Modes	
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.



Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
- WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out <sup>1</sup>

- 1. See Figure 2-3 for connection details.
- 2. Requires two PFUs.



# **Modes of Operation**

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### **Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- · Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- · Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- · Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

#### **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO2 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO3L devices, please see TN1290, Memory Usage Guide for MachXO3 Devices.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR 16x4	PDPR 16x4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM



#### **ROM Mode**

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1290, Memory Usage Guide for MachXO3 Devices.

# Routing

There are many resources provided in the MachXO3L devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

#### **Clock/Control Distribution Network**

Each MachXO3L device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO3L architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO3L devices have two edge clocks each on the top and bottom edges. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.


The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO3L devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO3L External Switching Characteristics table.

Primary clock signals for the MachXO3L-1300 and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sys-CLOCK PLL outputs.



Figure 2-5. Primary Clocks for MachXO3L Devices



Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO3L External Switching Characteristics table.



Secondary High 8.1 Fanout Net 0 Secondary High 8:1 Fanout Net 1 Secondary High 8:1 Fanout Net 2 Secondary High 8:1 Fanout Net 3 Secondary High 8:1 Fanout Net 4 Secondary High 8.-Fanout Net 5 Secondary High 8:1 Fanout Net 6 Secondary High 8:1 Fanout Net 7

Figure 2-6. Secondary High Fanout Nets for MachXO3L Devices

#### sysCLOCK Phase Locked Loops (PLLs)

Clock Pads

Routing

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO3L and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO3L sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{\rm LOCK}$  parameter has been satisfied.

The MachXO3L also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO3L PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t<sub>LOCK</sub> parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide.

DPHSRC PHASESEL[1:0] Dynamic PHASEDIR Phase PHASESTEP Adjust CL KOP CLKOP Phase ClkEn Divider Adjust/ STDBY (1 - 128) Edge Trim REFCLK **CLKOS** CLKOS Phase CLKI ClkEn REFCLK B2 В Divider Adjust/ Divider Phase detector, Mu: Synch (1 - 128)Edge Trim M (1 - 40) VCO, and loop filter. CLKFB FBKSEI CLKOS2 CLKOS2 ClkEn Phase C2 Fractional-N Divider FBKCLK Adjust Mu Synch Synthesizer (1 - 128)N (1 - 40) CLKOS3 CLKOS3 Phase D2 ClkEn Divider Synch Adjust Mu (1 - 128) Internal Feedback CLKOP, CLKOS, CLKOS2, CLKOS3 LOCK Lock

Figure 2-7. PLL Diagram

Table 2-4 provides signal descriptions of the PLL block.

► ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3

PLLCLK, PLLRST, PLLSTB, PLLWE, PLLDATI[7:0], PLLADDR[4:0]

► RST, RESETM, RESETC, RESETD

Table 2-4. PLL Signal Descriptions

Port Name	I/O	Description
CLKI	I	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	I	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	I	Dynamic Phase step – toggle shifts VCO phase adjust by one step.

PLLDATO[7:0], PLLACK



#### Table 2-4. PLL Signal Descriptions (Continued)

Port Name	I/O	Description	
CLKOP	0	Primary PLL output clock (with phase shift adjustment)	
CLKOS	0	Secondary PLL output clock (with phase shift adjust)	
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)	
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)	
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals.	
DPHSRC	0	Dynamic Phase source – ports or WISHBONE is active	
STDBY	I	Standby signal to power down the PLL	
RST	I	PLL reset without resetting the M-divider. Active high reset.	
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.	
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.	
RESETD	I	Reset for CLKOS3 output divider only. Active high reset.	
ENCLKOP	I	Enable PLL output CLKOP	
ENCLKOS	I	Enable PLL output CLKOS when port is active	
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active	
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active	
PLLCLK	I	PLL data bus clock input signal	
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.	
PLLSTB	I	PLL data bus strobe signal	
PLLWE	I	PLL data bus write enable signal	
PLLADDR [4:0]	I	PLL data bus address	
PLLDATI [7:0]	I	PLL data bus data input	
PLLDATO [7:0]	0	PLL data bus data output	
PLLACK	0	PLL data bus acknowledge signal	

# sysMEM Embedded Block RAM Memory

The MachXO3L devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



Table 2-5. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18

#### **Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

#### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the NVCM.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### **Memory Cascading**


Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

#### Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.



Figure 2-8. sysMEM Memory Primitives








Table 2-6. EBR Signal Descriptions

Port Name	Description	Active State
CLK	Clock	Rising Clock Edge
CE	Clock Enable	Active High
OCE <sup>1</sup>	Output Clock Enable	Active High
RST	Reset	Active High
BE <sup>1</sup>	Byte Enable	Active High
WE	Write Enable	Active High
AD	Address Bus	<del>-</del>
DI	Data In	<del>-</del>
DO	Data Out	<del>-</del>
CS	Chip Select	Active High
AFF	FIFO RAM Almost Full Flag	<del>-</del>
FF	FIFO RAM Full Flag	<del>-</del>
AEF	FIFO RAM Almost Empty Flag	_
EF	FIFO RAM Empty Flag	_
RPRST	FIFO RAM Read Pointer Reset	_

- 1. Optional signals.
- 2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.
- 3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.
- 4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).
- 5. In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the read port chip select, ORE is the output read enable.

The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. **Read-Before-Write** When new data is being written, the old contents of the address appears at the output.

#### **FIFO Configuration**

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to max (up to 2 <sup>N</sup> -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset




state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### **Memory Core Reset**

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.

Figure 2-9. Memory Core Reset




For further information on the sysMEM EBR block, please refer to TN1290, Memory Usage Guide for MachXO3 Devices.

#### **EBR Asynchronous Reset**

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.



If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1290, Memory Usage Guide for MachXO3 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

# Programmable I/O Cells (PIC)


The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO3L devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these devices have on-chip differential termination and also provide PCI support.



Figure 2-11. Group of Four Programmable I/O Cells





# **PIO**

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8. PIO Signal List

Pin Name	I/O Type	Description
CE	Input	Clock Enable
D	Input	Pin input from sysIO buffer.
INDD	Output	Register bypassed input.
INCK	Output	Clock input
Q0	Output	DDR positive edge input
Q1	Output	Registered input/DDR negative edge input
D0	Input	Output signal from the core (SDR and DDR)
D1	Input	Output signal from the core (DDR)
TD	Input	Tri-state signal from the core
Q	Output	Data output signals to sysIO Buffer
TQ	Output	Tri-state output signals to sysIO Buffer
SCLK	Input	System clock for input and output/tri-state blocks.
RST	Input	Local set reset signal

# **Input Register Block**

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



#### **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


#### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-12 shows the output register block on the left, top and bottom edges.

Figure 2-12. MachXO3L Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



#### **Tri-state Register Block**

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



# **Input Gearbox**

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.


Table 2-9. Input Gearbox Signal List

Name	I/O Type	Description
D	Input	High-speed data input after programmable delay in PIO A input register block
ALIGNWD	Input	Data alignment signal from device core
SCLK	Input	Slow-speed system clock
ECLK[1:0]	Input	High-speed edge clock
RST	Input	Reset
Q[7:0]	Output	Low-speed data to device core: Video RX(1:7): Q[6:0] GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL0 from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-13 shows a block diagram of the input gearbox.



Figure 2-13. Input Gearbox



More information on the input gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



# **Output Gearbox**

Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.


Table 2-10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]		
GDDRX4(8:1): D[7:0]		
GDDRX2(4:1)(IOL-A): D[3:0]		
GDDRX2(4:1)(IOL-C): D[7:4]		
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-14 shows the output gearbox block diagram.



Figure 2-14. Output Gearbox



More information on the output gearbox is available in TN1281, Implementing High-Speed Interfaces with MachXO3 Devices.



# sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) input buffers are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysIO bank has its own  $V_{CCIO}$ .

MachXO3L devices contain three types of sysIO buffer pairs.

#### 1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential input buffers.

#### 2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after  $V_{CC}$  and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

#### 3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver.

#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCIOO}$  have reached  $V_{PORUP}$  level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to  $V_{CCIO}$  as the default functionality). The I/O pins will maintain the blank configuration until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached  $V_{PORUP}$  levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

There are various ways a user can ensure that there are no spurious signals on critical outputs as the device powers up. These are discussed in more detail in TN1280, MachXO3 sysIO Usage Guide.

#### **Supported Standards**

The MachXO3L sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO3L devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO3L devices. PCI support is provided in the bottom bank of the MachXO3L devices. Table 2-11 summarizes the I/O characteristics of the MachXO3L PLDs.



Table 2-11 shows the I/O standards (together with their supply and reference voltages) supported by the MachXO3L devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1280, MachXO3 sysIO Usage Guide.

Table 2-11. Supported Input Standards

		V	CCIO (Ty	p.)	
Input Standard	3.3V	2.5V	1.8V	1.5	1.2V
Single-Ended Interfaces					
LVTTL	✓	<b>√</b> 1	<b>√</b> 1	<b>√</b> 1	
LVCMOS33	✓	<b>√</b> 1	<b>√</b> 1	<b>√</b> 1	
LVCMOS25	✓1	✓	<b>√</b> ¹	<b>√</b> 1	
LVCMOS18	<b>√</b> 1	<b>√</b> 1	✓	<b>√</b> 1	
LVCMOS15	✓1	<b>√</b> 1	<b>√</b> 1	✓	<b>√</b> 1
LVCMOS12	✓1	<b>√</b> 1	<b>√</b> ¹	<b>√</b> 1	✓
PCI	✓				
Differential Interfaces					•
LVDS	✓	✓			
BLVDS, MVDS, LVPECL, RSDS	✓	✓			
MIPI <sup>2</sup>	✓	✓			
LVTTLD	✓				
LVCMOS33D	✓				
LVCMOS25D		✓			
LVCMOS18D			✓		

<sup>1.</sup> Reduced functionality. Refer to TN1280, MachXO3 sysIO Usage Guide for more detail.

<sup>2.</sup> These interfaces can be emulated with external resistors in all devices.



Table 2-12. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typ.)		
Single-Ended Interfaces			
LVTTL	3.3		
LVCMOS33	3.3		
LVCMOS25	2.5		
LVCMOS18	1.8		
LVCMOS15	1.5		
LVCMOS12	1.2		
LVCMOS33, Open Drain	_		
LVCMOS25, Open Drain	_		
LVCMOS18, Open Drain	_		
LVCMOS15, Open Drain	_		
LVCMOS12, Open Drain	_		
PCI33	3.3		
Differential Interfaces			
LVDS <sup>1</sup>	2.5, 3.3		
BLVDS, MLVDS, RSDS 1	2.5		
LVPECL <sup>1</sup>	3.3		
MIPI <sup>1</sup>	2.5		
LVTTLD	3.3		
LVCMOS33D	3.3		
LVCMOS25D	2.5		
LVCMOS18D	1.8		

<sup>1.</sup> These interfaces can be emulated with external resistors in all devices.

# sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO3L-1300 in the 256 Ball packages and the MachXO3L-2100 and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO3L-1300 and lower density devices have four banks (one bank per side). Figures 2-15 and 2-16 show the sysIO banks and their associated supplies for all devices.



Figure 2-15. MachXO3L-1300 in 256 Ball Packages, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 Banks





Figure 2-16. MachXO3L-640 and MachXO3L-1300 Banks





# **Hot Socketing**

The MachXO3L devices have been carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO3L ideal for many multiple power supply and hot-swap applications.

# **On-chip Oscillator**

Every MachXO3L device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-13 lists all the available MCLK frequencies.

Table 2-13. Available MCLK Frequencies


MCLK (MHz, Nominal)	MCLK (MHz, Nominal)	MCLK (MHz, Nominal)
2.08 (default)	9.17	33.25
2.46	10.23	38
3.17	13.3	44.33
4.29	14.78	53.2
5.54	20.46	66.5
7	26.6	88.67
8.31	29.56	133



#### **Embedded Hardened IP Functions**

All MachXO3L devices provide embedded hardened functions such as SPI, I<sup>2</sup>C and Timer/Counter. These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-17.

Figure 2-17. Embedded Function Block Interface



#### Hardened I<sup>2</sup>C IP Core

Every MachXO3L device contains two I<sup>2</sup>C IP cores. These are the primary and secondary I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the  $I^2C$  bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an  $I^2C$  Master. The  $I^2C$  cores support the following functionality:

- · Master and Slave operation
- 7-bit and 10-bit addressing
- · Multi-master arbitration support
- · Up to 400 KHz data transfer speed
- · General call support
- Interface to custom logic through 8-bit WISHBONE interface



Figure 2-18. PC Core Block Diagram




Table 2-14 describes the signals interfacing with the I<sup>2</sup>C cores.

Table 2-14. I'C Core Signal Description

Signal Name	I/O	Description
i2c_scl	Bi-directional	Bi-directional clock line of the I <sup>2</sup> C core. The signal is an output if the I <sup>2</sup> C core is in master mode. The signal is an input if the I <sup>2</sup> C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO3L device.
i2c_sda	Bi-directional	Bi-directional data line of the I <sup>2</sup> C core. The signal is an output when data is transmitted from the I <sup>2</sup> C core. The signal is an input when data is received into the I <sup>2</sup> C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO3L device.
i2c_irqo	Output	Interrupt request output signal of the I <sup>2</sup> C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I <sup>2</sup> C register definitions.
cfg_wake	Output	Wake-up signal – To be connected only to the power module of the MachXO3L device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I <sup>2</sup> C Tab.
cfg_stdby	Output	Stand-by signal – To be connected only to the power module of the MachXO3L device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I <sup>2</sup> C Tab.

#### **Hardened SPI IP Core**

Every MachXO3L device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO3L devices supports the following functions:

- · Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- · Double-buffered data register
- · Serial clock with programmable polarity and phase
- · LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1293, Using Hardened Control Functions in MachXO3 Devices

Figure 2-19. SPI Core Block Diagram




Table 2-15 describes the signals interfacing with the SPI cores.

Table 2-15. SPI Core Signal Description

Signal Name	I/O	Master/Slave	Description
spi_csn[0]	0	Master	SPI master chip-select output
spi_csn[17]	0	Master	Additional SPI chip-select outputs (total up to eight slaves)
spi_scsn	I	Slave	SPI slave chip-select input
spi_irq	0	Master/Slave	Interrupt request
spi_clk	I/O	Master/Slave	SPI clock. Output in master mode. Input in slave mode.
spi_miso	I/O	Master/Slave	SPI data. Input in master mode. Output in slave mode.
spi_mosi	I/O	Master/Slave	SPI data. Output in master mode. Input in slave mode.
sn	I	Slave	Configuration Slave Chip Select (active low), dedicated for selecting the Configuration Logic.
cfg_stdby	0	Master/Slave	Stand-by signal – To be connected only to the power module of the MachXO3L device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.
cfg_wake	0	Master/Slave	Wake-up signal – To be connected only to the power module of the MachXO3L device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.



#### **Hardened Timer/Counter**

MachXO3L devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- · Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- · One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- · Three independent interrupt sources: overflow, output compare match, and input capture
- · Auto reload
- · Time-stamping support on the input capture unit
- · Waveform generation on the output
- · Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- · Stand-alone mode with preloaded control registers and direct reset input

Figure 2-20. Timer/Counter Block Diagram




Table 2-16. Timer/Counter Signal Description

Port	I/O	Description
tc_clki	I	Timer/Counter input clock signal
tc_rstn	I	Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled
tc_ic	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping.
tc_int	0	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
tc_oc	0	Timer counter output signal



For more details on these embedded functions, please refer to TN1293, Using Hardened Control Functions in MachXO3 Devices.

# **Standby Mode and Power Saving Options**

MachXO3L devices are available in two options, the C and E devices. The C devices have a built-in voltage regulator to allow for 2.5 V  $V_{\rm CC}$  and 3.3 V  $V_{\rm CC}$  while the E devices operate at 1.2 V  $V_{\rm CC}$ .

MachXO3L devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO3L devices support a low power Stand-by mode.

In the stand-by mode the MachXO3L devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO3L devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.

Table 2-17. MachXO3L Power Saving Features Description

Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe $V_{CC}$ drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1289, Power Estimation and Management for MachXO3 Devices.



#### **Power On Reset**

MachXO3L devices have power-on reset circuitry to monitor  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CCINT}$  and  $V_{CCIO0}$  (controls configuration) voltage levels. It then triggers download from the on-chip configuration NVCM memory after reaching the  $V_{PORUP}$  level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "E" devices without voltage regulators,  $V_{CCINT}$  is the same as the  $V_{CC}$  supply voltage. For "C" devices with voltage regulators,  $V_{CCINT}$  is regulated from the  $V_{CC}$  supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as NVCM Download Time ( $t_{REFRESH}$ ) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for "C" devices, a separate POR circuit monitors external  $V_{CC}$  voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor  $V_{CCINT}$  levels. If  $V_{CCINT}$  drops below  $V_{PORDNBG}$  level (with the bandgap circuitry switched on) or below  $V_{PORDNSRAM}$  level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels.  $V_{PORDNBG}$  and  $V_{PORDNSRAM}$  are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once an "E" device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a mini-mal, low power POR circuit is still operational (this corresponds to the  $V_{PORDNSRAM}$  reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the  $V_{CC}$  supply dropping below  $V_{CC}$  (min) they should not shut down the bandgap or POR circuit.

#### **Configuration and Testing**

This section describes the configuration and testing features of the MachXO3L family.

#### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO3L devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V<sub>CCIO</sub> Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

#### **Device Configuration**

All MachXO3L devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

- 1. Internal NVCM Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory



- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1279, MachXO3 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO3L devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip NVCM, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip NVCM. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS and TCK). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.

#### **Security and One-Time Programmable Mode (OTP)**

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO3L devices contain security bits that, when set, prevent the readback of the SRAM configuration and NVCM spaces. The device can be in one of two modes:

- Unlocked Readback of the SRAM configuration and NVCM spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the NVCM and SRAM OTP portions of the device. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### **Dual Boot**

MachXO3L devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the external SPI Flash. The golden image MUST reside in an on-chip NVCM. For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.

#### **Soft Error Detection**

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1292, MachXO3 Soft Error Detection Usage Guide.



#### **TraceID**

Each MachXO3L device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I<sup>2</sup>C, or JTAG interfaces.

#### **Density Shifting**

The MachXO3L family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the MachXO3 migration files.



## MachXO3 Family Data Sheet DC and Switching Characteristics

October 2014 Advance Data Sheet DS1047

## **Absolute Maximum Ratings**<sup>1, 2, 3, 4</sup>

	MachXO3L E (1.2 V)	MachXO3L C (2.5 V/3.3 V)
Supply Voltage V <sub>CC</sub>	0.5 to 1.32 V	0.5 to 3.75 V
Output Supply Voltage V <sub>CCIO</sub>	0.5 to 3.75 V	0.5 to 3.75 V
I/O Tri-state Voltage Applied <sup>5</sup>	0.5 to 3.75 V	0.5 to 3.75 V
Dedicated Input Voltage Applied	0.5 to 3.75 V	0.5 to 3.75 V
Storage Temperature (Ambient)	55 °C to 125 °C	55 °C to 125 °C
Junction Temperature (T <sub>J</sub> )	40 °C to 125 °C	40 °C to 125 °C

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. Overshoot and undershoot of -2V to  $(V_{IHMAX} + 2)$  volts is permitted for a duration of <20ns.
- 5. The dual function I<sup>2</sup>C pins SCL and SDA are limited to -0.25V to 3.75V or to -0.3V with a duration of <20ns.

#### Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter		Max.	Units
V 1	Core Supply Voltage for 1.2 V Devices	1.14	1.26	V
V <sub>CC</sub> <sup>1</sup>	Core Supply Voltage for 2.5 V/3.3 V Devices	2.375	3.465	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	1.14	3.465	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation	0	85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation	-40	100	°C

Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both the same voltage, they must also be the same supply.

### Power Supply Ramp Rates<sup>1</sup>

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.01	_	100	V/ms

<sup>1.</sup> Assumes monotonic ramp rates.

<sup>2.</sup> See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup>  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.



## Power-On-Reset Voltage Levels<sup>1, 2, 3, 4, 5</sup>

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>PORUP</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring $V_{\text{CCINT}}$ and $V_{\text{CCIO0}}$ )	0.9	_	1.06	V
V <sub>PORUPEXT</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring external $V_{\rm CC}$ power supply)	1.5	_	2.1	V
V <sub>PORDNBG</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\text{CCINT}}$ )	0.75	_	0.93	V
V <sub>PORDNBGEXT</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CC}$ )	0.98	_	1.33	V
V <sub>PORDNSRAM</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{\text{CCINT}}$ )	_	0.6	_	V
V <sub>PORDNSRAMEXT</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CC}$ )	_	0.96	_	V

- 1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
- 2. For devices without voltage regulators  $V_{CCINT}$  is the same as the  $V_{CC}$  supply voltage. For devices with voltage regulators,  $V_{CCINT}$  is regulated from the  $V_{CC}$  supply voltage.
- 3. Note that V<sub>PORUP</sub> (min.) and V<sub>PORDNBG</sub> (max.) are in different process corners. For any given process corner V<sub>PORDNBG</sub> (max.) is always 12.0 mV below V<sub>PORUP</sub> (min.).
- 4. V<sub>PORUPEXT</sub> is for C devices only. In these devices a separate POR circuit monitors the external V<sub>CC</sub> power supply.
- 5. V<sub>CCIO0</sub> does not have a Power-On-Reset ramp down trip point. V<sub>CCIO0</sub> must remain within the Recommended Operating Conditions to ensure proper operation.

## Hot Socketing Specifications<sup>1, 2, 3</sup>

Symbol	Parameter	Condition	Max.	Units
I <sub>DK</sub>	Input or I/O leakage Current	$0 < V_{IN} < V_{IH} (MAX)$	+/-1000	μΑ

- 1. Insensitive to sequence of V<sub>CC</sub> and V<sub>CCIO</sub>. However, assumes monotonic rise/fall rates for V<sub>CC</sub> and V<sub>CCIO</sub>.
- 2.  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCIO} < V_{CCIO}$  (MAX).
- 3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ .

#### **ESD Performance**

To be completed



#### **DC Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Clamp OFF and V <sub>CCIO</sub> < V <sub>IN</sub> < V <sub>IH</sub> (MAX)	_	_	+175	μΑ
		Clamp OFF and V <sub>IN</sub> = V <sub>CCIO</sub>	-10	_	10	μΑ
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>	Input or I/O Leakage	Clamp OFF and V <sub>CCIO</sub> - 0.97 V < V <sub>IN</sub> < V <sub>CCIO</sub>	-175	_	_	μΑ
		Clamp OFF and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub> - 0.97 V	_	_	10	μΑ
		Clamp OFF and V <sub>IN</sub> = GND	_	_	10	μΑ
		Clamp ON and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_		10	μΑ
I <sub>PU</sub>	I/O Active Pull-up Current	0 < V <sub>IN</sub> < 0.7 V <sub>CCIO</sub>	-30		-309	μΑ
I <sub>PD</sub>	I/O Active Pull-down Current	V <sub>IL</sub> (MAX) < V <sub>IN</sub> < V <sub>CCIO</sub>	30	_	305	μΑ
I <sub>BHLS</sub>	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High sustaining current	V <sub>IN</sub> = 0.7V <sub>CCIO</sub>	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{CCIO}$	_	_	305	μΑ
I <sub>внно</sub>	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-309	μΑ
V <sub>BHT</sub> <sup>3</sup>	Bus Hold Trip Points		V <sub>IL</sub> (MAX)	_	V <sub>IH</sub> (MIN)	٧
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{Typ., } V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5	9	pf
C2	Dedicated Input Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{Typ., } V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5.5	7	pf
		V <sub>CCIO</sub> = 3.3 V, Hysteresis = Large		450	_	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Large	_	250	_	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Large	_	125	_	mV
V	Hysteresis for Schmitt	V <sub>CCIO</sub> = 1.5 V, Hysteresis = Large	_	100	_	mV
V <sub>HYST</sub>	Trigger Inputs <sup>5</sup>	V <sub>CCIO</sub> = 3.3 V, Hysteresis = Small	_	250	_	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Small	_	150	_	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Small	_	60	_	mV
		V <sub>CCIO</sub> = 1.5 V, Hysteresis = Small	_	40	_	mV

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

<sup>2.</sup>  $T_A$  25 °C, f = 1.0 MHz.

<sup>3.</sup> Please refer to  $V_{\text{IL}}$  and  $V_{\text{IH}}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.

<sup>4.</sup> When V<sub>IH</sub> is higher than V<sub>CCIO</sub>, a transient current typically of 30 ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For true LVDS output pins in MachXO3L devices, V<sub>IH</sub> must be less than or equal to V<sub>CCIO</sub>.

<sup>5.</sup> With bus keeper circuit turned on. For more details, refer to TN1280, MachXO3L sysIO Usage Guide.



## Static Supply Current - C/E Devices<sup>1, 2, 3, 6</sup>

Symbol	Parameter	Device	Typ.⁴	Units
I <sub>CC</sub>	Core Power Supply	LCMXO3-1300C 256 Ball Package	4.8	mA
		LCMXO3-2100C	4.8	mA
		LCMXO3-2100C 324 Ball Package	8.45	mA
		LCMXO3-4300C	8.45	mA
		LCMXO3-4300C 400 Ball Package	12.87	mA
		LCMXO3-6900C	12.87	mA
		LCMXO3-640E	1.00	mA
		LCMXO3-1300E	1.00	mA
		LCMXO3-1300E 256 Ball Package	1.39	mA
		LCMXO3-2100E	1.39	mA
		LCMXO3-2100E 324 Ball Package	2.55	mA
		LCMXO3-4300E	2.55	mA
		LCMXO3-6900E	4.06	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>5</sup> VCCIO = 2.5 V	All devices	0	mA

- 1. For further information on supply current, please refer to TN1286, Power Estimation and Management for MachXO3L Devices.
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off.
- 3. Frequency = 0 MHz.
- 4. T<sub>.l</sub> = 25 °C, power supplies at nominal voltage.
- 5. Does not include pull-up/pull-down.
- 6. To determine the MachXO3L peak start-up current data, use the Power Calculator tool.

## Programming and Erase Supply Current – C/E Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ.⁴	Units
I <sub>CC</sub>	Core Power Supply	LCMXO3-1300C 256 Ball Package	22.1	mA
		LCMXO3-2100C	22.1	mA
		LCMXO3-2100C 324 Ball Package	26.8	mA
		LCMXO3-4300C	26.8	mA
		LCMXO3-4300C 400 Ball Package	33.2	mA
		LCMXO3-6900C	33.2	mA
		LCMXO3-640E	17.69	mA
		LCMXO3-1300E	17.69	mA
		LCMXO3-1300E 256 Ball Package	18.3	mA
		LCMXO3-2100E	18.3	mA
		LCMXO3-2100E 324 Ball Package	20.4	mA
		LCMXO3-4300E	20.4	mA
		LCMXO3-6900E	23.9	mA
I <sub>CCIO</sub>	Bank Power Supply <sup>5</sup> VCCIO = 2.5 V	All devices	0	mA

- 1. For further information on supply current, please refer to TN1286, Power Estimation and Management for MachXO3L Devices.
- 2. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.
- 3. Typical user pattern.
- 4. JTAG programming is at 25 MHz.
- 5.  $T_J = 25$  °C, power supplies at nominal voltage.
- 6. Per bank.  $V_{CCIO} = 2.5 \text{ V}$ . Does not include pull-up/pull-down.



	V <sub>CCIO</sub> (V)				
Standard	Min.	Тур.	Max.		
LVCMOS 3.3	3.135	3.3	3.465		
LVCMOS 2.5	2.375	2.5	2.625		
LVCMOS 1.8	1.71	1.8	1.89		
LVCMOS 1.5	1.425	1.5	1.575		
LVCMOS 1.2	1.14	1.2	1.26		
LVTTL	3.135	3.3	3.465		
LVDS25 <sup>1, 2</sup>	2.375	2.5	2.625		
LVDS33 <sup>1, 2</sup>	3.135	3.3	3.465		
LVPECL <sup>1</sup>	3.135	3.3	3.465		
BLVDS <sup>1</sup>	2.375	2.5	2.625		
MIPI <sup>3</sup>	2.375	2.5	2.625		
MIPI_LP <sup>3</sup>	1.14	1.2	1.26		

<sup>1.</sup> Inputs on-chip. Outputs are implemented with the addition of external resistors.

<sup>2.</sup> For the dedicated LVDS buffers.

<sup>3.</sup> Requires the addition of external resistors.



## sysIO Single-Ended DC Electrical Characteristics<sup>1, 2</sup>

Input/Output	V	$V_{IL}$		IH	V <sub>OL</sub> Max.	V <sub>OH</sub> Min.	I <sub>OL</sub> Max.⁴	I <sub>OH</sub> Max.⁴	
Standard	Min. (V) <sup>3</sup>	Max. (V)	Min. (V)	Max. (V)	(V)	(V)	(mA)	(mA)	
							4	-4	
					0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	8	-8	
LVCMOS 3.3 LVTTL	-0.3	0.8	2.0	3.6	0.4	V <sub>CCIO</sub> - 0.4	12	-12	
							16	-16	
				0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1		
							4	-4	
					0.4	V 0.4	8	-8	
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V <sub>CCIO</sub> - 0.4	12	-12	
							16	-16	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
		0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub> 3.6 0.4 V <sub>CCIO</sub> -					4	-4
LVCMOS 1.8	-0.3			0.651/	2.6	0.4	V <sub>CCIO</sub> - 0.4	8	-8
LVCIVIOS 1.6	-0.3			3.0	10 3.0	0.00 1000	0.00 ( 0.00		12
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
					0.4	V 0.4	4	-4	
LVCMOS 1.5	-0.3	$0.35V_{\rm CCIO}$	0.65V <sub>CCIO</sub>	3.6	3.6	0.4	V <sub>CCIO</sub> - 0.4	8	-8
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	
					0.4	V 0.4	4	-2	
LVCMOS 1.2	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	3.6	0.4	V <sub>CCIO</sub> - 0.4	8	-6	
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	

MachXO3L devices allow LVCMOS inputs to be placed in I/O banks where V<sub>CCIO</sub> is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO3L devices do not meet the relevant JEDEC specification are documented in the table below.

<sup>2.</sup> MachXO3L devices allow for LVCMOS referenced I/Os which follow applicable JEDEC specifications. For more details about mixed mode operation please refer to TN1280, MachXO3 sysIO Usage Guide.

<sup>3.</sup> The dual function  $I^2C$  pins SCL and SDA are limited to a  $V_{IL}$  min of -0.25 V or to -0.3 V with a duration of <10 ns.

<sup>4.</sup> For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive VCCIO or GND pad connections, or between the last VCCIO or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n \* 8 mA. "n" is the number of I/O pads between the two consecutive bank VCCIO or GND connections or between the last VCCIO and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.



## sysIO Differential Electrical Characteristics

The LVDS differential output buffers are available on the top side of the MachXO3L PLD family.

#### **LVDS**


Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V V	Input Voltage	V <sub>CCIO</sub> = 3.3	0	_	2.605	V
V <sub>INP</sub> V <sub>INM</sub>		V <sub>CCIO</sub> = 2.5	0	_	2.05	V
$V_{THD}$	Differential Input Threshold		±100			mV
V	Input Common Mode Voltage	V <sub>CCIO</sub> = 3.3 V	0.05	_	2.6	V
V <sub>CM</sub>	Input Common Mode Voltage	V <sub>CCIO</sub> = 2.5 V	0.05	_	2.0	V
I <sub>IN</sub>	Input current	Power on	_		±10	μΑ
V <sub>OH</sub>	Output high voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ohm	_	1.375	_	V
V <sub>OL</sub>	Output low voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ohm	0.90	1.025	_	V
V <sub>OD</sub>	Output voltage differential	$(V_{OP} - V_{OM}), R_{T} = 100 \text{ Ohm}$	250	350	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between high and low		_	_	50	mV
V <sub>OS</sub>	Output voltage offset	$(V_{OP} - V_{OM})/2$ , $R_T = 100 \text{ Ohm}$	1.125	1.20	1.395	V
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between H and L		_	_	50	mV
I <sub>OSD</sub>	Output short circuit current	V <sub>OD</sub> = 0 V driver outputs shorted		_	24	mA



#### **LVDS Emulation**

MachXO3L devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are ±1%.

Table 3-1. LVDS25E DC Conditions

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	158	Ohms
R <sub>P</sub>	Driver parallel resistor	140	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
V <sub>OD</sub>	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	6.03	mA



#### **BLVDS**

The MachXO3L family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions<sup>1</sup>

		Non		
Symbol	Description	Zo = 45	Zo = 90	Units
Z <sub>OUT</sub>	Output impedance	20	20	Ohms
R <sub>S</sub>	Driver series resistance	80	80	Ohms
R <sub>TLEFT</sub>	Left end termination	45	90	Ohms
R <sub>TRIGHT</sub>	Right end termination	45	90	Ohms
V <sub>OH</sub>	Output high voltage	1.376	1.480	V
V <sub>OL</sub>	Output low voltage	1.124	1.020	V
V <sub>OD</sub>	Output differential voltage	0.253	0.459	V
V <sub>CM</sub>	Output common mode voltage	1.250	1.250	V
I <sub>DC</sub>	DC output current	11.236	10.204	mA

<sup>1.</sup> For input buffer, see LVDS table.



#### **LVPECL**

The MachXO3L family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions1

#### **Over Recommended Operating Conditions**

Symbol	Description	Nominal	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	93	Ohms
R <sub>P</sub>	Driver parallel resistor	196	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	2.05	V
$V_{OL}$	Output low voltage	1.25	V
$V_{OD}$	Output differential voltage	0.80	V
V <sub>CM</sub>	Output common mode voltage	1.65	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	12.11	mA

<sup>1.</sup> For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



#### **MIPI D-PHY Emulation**

MachXO3L devices can support MIPI D-PHY unidirectional HS (High Speed) and bidirectional LP (Low Power) inputs and outputs via emulation. In conjunction with external resistors High Speed IOs use the LVDS25E buffer and Low Power IOs use the LVCMOS buffers. The scheme shown in Figure 3-4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3-5 is one possible solution for MIPI D-PHY Transmitter implementation.

Figure 3-4. MIPI D-PHY Input Using External Resistors




Table 3-4. MIPI DC Conditions<sup>1</sup>


	Description	Min	Тур	Max	Units
Receiver			l	l	
External Termi	nation				
RT	1% external resistor with VCCIO=2.5V	-	50	-	Ohms
	1% external resistor with VCCIO=3.3V	-	50	-	Ohms
High Speed			l .	l	
VCCIO	VCCIO of the Bank with LVDS Emulated input buffer	-	2.5	-	V
	VCCIO of the Bank with LVDS Emulated input buffer	-	3.3	-	V
VCMRX	Common-mode voltage HS receive mode	150	200	250	mV
VIDTH	Differential input high threshold	-	-	100	mV
VIDTL	Differential input low threshold	-100	-	-	mV
VIHHS	Single-ended input high voltage	-	-	300	mV
VILHS	Single-ended input low voltage	100	-	-	mV
ZID	Differential input impedance	80	100	120	Ohms



	Description	Min	Тур	Max	Units
Low Power	·				
VCCIO	VCCIO of the Bank with LVCMOS12D 6mA drive bidirectional IO buffer		1.2		V
VIH	Logic 1 input voltage	-	-	0.88	V
VIL	Logic 0 input voltage, not in ULP State	0.55	-	-	V
VHYST	Input hysteresis	25	-	-	mV

<sup>1.</sup> Over Recommended Operating Conditions

Figure 3-5. MIPI D-PHY Output Using External Resistors





#### Table 3-5. MIPI D-PHY Output DC Conditions<sup>1</sup>

	Description	Тур.	Тур.	Тур.	Units
Transmitter			•		•
External Termin	nation				
RL	1% external resistor with VCCIO = 2.5V	-	50	-	Ohms
	1% external resistor with VCCIO = 3.3V	-	30	-	
RH	1% external resistor	-	330	-	Ohms
High Speed					•
VCCIO	VCCIO of the Bank with LVDS Emulated output buffer	-	2.5	-	V
	VCCIO of the Bank with LVDS Emulated output buffer	-	3.3	-	V
VCMTX	HS transmit static common mode voltage	150	200	250	mV
VOD	HS transmit differential voltage	140	200	270	mV
VOHHS	HS output high voltage	-	-	360	V
ZOS	Single ended output impedance	-	50	-	Ohms
ΔZOS	Single ended output impedance mismatch	-	-	10	%
Low Power					
VCCIO	VCCIO of the Bank with LVCMOS12D 6mA drive bidirectional IO buffer	-	1.2	-	V
VOH	Output high level	1.1	1.2	1.3	V
VOL	Output low level	-50	0	50	mV
ZOLP	Output impedance of LP transmitter	110	-	-	Ohms

<sup>1.</sup> Over Recommended Operating Conditions



## Typical Building Block Function Performance – C/E Devices<sup>1</sup>

#### Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	-6 Timing	Units
Basic Functions	·	
16-bit decoder	8.9	ns
4:1 MUX	7.5	ns
16:1 MUX	8.3	ns

#### **Register-to-Register Performance**

Function	-6 Timing	Units
Basic Functions		•
16:1 MUX	412	MHz
16-bit adder	297	MHz
16-bit counter	324	MHz
64-bit counter	161	MHz
Embedded Memory Functions		•
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		•
16x4 Pseudo-Dual Port RAM (one PFU)	500	MHz

<sup>1.</sup> The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

#### **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



## **Maximum sysIO Buffer Performance**

I/O Standard	Max. Speed	Units
MIPI	400	MHz
LVDS25	400	MHz
LVDS25E	150	MHz
BLVDS25	150	MHz
BLVDS25E	150	MHz
MLVDS25	150	MHz
MLVDS25E	150	MHz
LVPECL33	150	MHz
LVPECL33E	150	MHz
LVTTL33	150	MHz
LVTTL33D	150	MHz
LVCMOS33	150	MHz
LVCMOS33D	150	MHz
LVCMOS25	150	MHz
LVCMOS25D	150	MHz
LVCMOS18	150	MHz
LVCMOS18D	150	MHz
LVCMOS15	150	MHz
LVCMOS15D	150	MHz
LVCMOS12	91	MHz
LVCMOS12D	91	MHz



## MachXO3L External Switching Characteristics – C/E Devices $^{1, 2, 3, 4, 5, 6, 10}$

			-	-6		-5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
Clocks				II.			
Primary Clo	cks						
f <sub>MAX_PRI</sub> <sup>7</sup>	Frequency for Primary Clock Tree	All MachXO3L devices	_	388	_	323	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO3L devices	0.5	_	0.6	_	ns
		MachXO3L-1300	_	867	_	897	ps
	Drives and Clark Clark Within a Davids	MachXO3L-2100	_	867	_	897	ps
t <sub>SKEW_PRI</sub>	Primary Clock Skew Within a Device	MachXO3L-4300	_	865	_	892	ps
		MachXO3L-6900	_	902	_	942	ps
Edge Clock				II.			
f <sub>MAX_EDGE</sub> <sup>7</sup>	Frequency for Edge Clock	MachXO3L	_	400	_	333	MHz
	Propagation Delay	l		1			
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO3L devices	_	6.72	_	6.96	ns
General I/O	Pin Parameters (Using Primary Clock with	out PLL)		1			
		MachXO3L-1300		7.46		7.66	ns
		MachXO3L-2100	_	7.46		7.66	ns
$t_{CO}$	Clock to Output - PIO Output Register	MachXO3L-4300	_	7.51		7.71	ns
		MachXO3L-6900	_	7.54	_	7.75	ns
		MachXO3L-1300	-0.20		-0.20	_	ns
	Olaska Data Ostora DiO kasat Dasistan	MachXO3L-2100	-0.20	_	-0.20		ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	MachXO3L-4300	-0.23		-0.23	_	ns
		MachXO3L-6900	-0.23	_	-0.23		ns
		MachXO3L-1300	1.89	_	2.13	_	ns
	Clask to Data Hold, DIO Imput Decistor	MachXO3L-2100	1.89	_	2.13		ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	MachXO3L-4300	1.94		2.18	_	ns
		MachXO3L-6900	1.98	_	2.23	_	ns
		MachXO3L-1300	1.61		1.76	_	ns
	Clock to Data Setup - PIO Input Register	MachXO3L-2100	1.61		1.76	_	ns
t <sub>SU_DEL</sub>	with Data Input Delay	MachXO3L-4300	1.66	_	1.81	_	ns
		MachXO3L-6900	1.53	_	1.67	_	ns
		MachXO3L-1300	-0.23	_	-0.23	_	ns
	Clock to Data Hold - PIO Input Register with	MachXO3L-2100	-0.23	_	-0.23	_	ns
t <sub>H_DEL</sub>	Input Data Delay	MachXO3L-4300	-0.25	_	-0.25	_	ns
		MachXO3L-6900	-0.21	_	-0.21	_	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All MachXO3 devices	_	388	_	323	MHz



Parameter General I/O Pin I	Description		-6		-6 -5		5
General I/O Pin I	Decembrien	Device	Min.	Max.	Min.	Max.	Units
-	Parameters (Using Edge Clock without	PLL)					L
	<u> </u>	MachXO3L-1300	_	7.53	_	7.76	ns
		MachXO3L-2100	_	7.53	_	7.76	ns
t <sub>COE</sub> Clo	ock to Output - PIO Output Register	MachXO3L-4300	_	7.45	_	7.68	ns
		MachXO3L-6900	_	7.53	_	7.76	ns
		MachXO3L-1300	-0.19	_	-0.19		ns
		MachXO3L-2100	-0.19	_	-0.19		ns
t <sub>SUE</sub> Cloc	ock to Data Setup - PIO Input Register	MachXO3L-4300	-0.16	_	-0.16		ns
		MachXO3L-6900	-0.19	_	-0.19		ns
		MachXO3L-1300	1.97	_	2.24		ns
		MachXO3L-2100	1.97	_	2.24	_	ns
t <sub>HE</sub> Cloc	ock to Data Hold - PIO Input Register	MachXO3L-4300	1.89	_	2.16	_	ns
		MachXO3L-6900	1.97	_	2.24		ns
		MachXO3L-1300	1.56	_	1.69		ns
Clor	ock to Data Setup - PIO Input Register	MachXO3L-2100	1.56	_	1.69		ns
t <sub>SU_DELE</sub> with		MachXO3L-4300	1.74	_	1.88		ns
		MachXO3L-6900	1.66	_	1.81		ns
		MachXO3L-1300	-0.23	_	-0.23		ns
Clor	ock to Data Hold - PIO Input Register with	MachXO3L-2100	-0.23	_	-0.23		ns
		MachXO3L-4300	-0.34	_	-0.34		ns
		MachXO3L-6900	-0.29	_	-0.29		ns
General I/O Pin I	Parameters (Using Primary Clock with	PLL)			<u>l</u>		l.
		MachXO3L-1300	_	5.98	_	6.01	ns
ļ. ļ <u>.</u> .		MachXO3L-2100	_	5.98	_	6.01	ns
t <sub>COPLL</sub> Cloc	ock to Output - PIO Output Register	MachXO3L-4300	_	5.99	_	6.02	ns
		MachXO3L-6900	_	6.02	_	6.06	ns
		MachXO3L-1300	0.36	_	0.36	_	ns
		MachXO3L-2100	0.36	_	0.36	_	ns
t <sub>SUPLL</sub> Cloc	ock to Data Setup - PIO Input Register	MachXO3L-4300	0.35	_	0.35	_	ns
		MachXO3L-6900	0.34	_	0.34		ns
		MachXO3L-1300	0.42	_	0.49		ns
		MachXO3L-2100	0.42	_	0.49		ns
t <sub>HPLL</sub> Cloc	ock to Data Hold - PIO Input Register	MachXO3L-4300	0.43	_	0.50		ns
		MachXO3L-6900	0.46	_	0.54		ns
		MachXO3L-1300	2.87	_	3.18	_	ns
. Clor	ock to Data Setup - PIO Input Register	MachXO3L-2100	2.87	_	3.18	_	ns
t <sub>SU_DELPLL</sub> with		MachXO3L-4300	2.96	_	3.28	_	ns
		MachXO3L-6900	3.05	_	3.35	_	ns
		MachXO3L-1300	-0.83	_	-0.83	_	ns
Cloc	ock to Data Hold - PIO Input Register with	MachXO3L-2100	-0.83	_	-0.83	_	ns
		MachXO3L-4300	-0.87	_	-0.87	_	ns
		MachXO3L-6900	-0.91	_	-0.91	_	ns



				6	_	5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
	RX1 Inputs with Clock and Data Aligned at			-		max.	Omico
	K.SCLK.Aligned <sup>8, 9</sup>	in Joing Police in 101 on	ok inpu	•			
t <sub>DVA</sub>	Input Data Valid After CLK		_	0.317	_	0.344	UI
t <sub>DVE</sub>	Input Data Hold After CLK	All MachXO3L devices,	0.742	_	0.702	_	UI
f <sub>DATA</sub>	DDRX1 Input Data Speed	all sides	_	300	_	250	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	150	_	125	MHz
Generic DDI GDDRX1_RX	RX1 Inputs with Clock and Data Centered C.SCLK.Centered	at Pin Using PCLK Pin fo	r Clock	Input –			
$t_{SU}$	Input Data Setup Before CLK		0.566	_	0.560	_	ns
t <sub>HO</sub>	Input Data Hold After CLK	All MachXO3L devices,	0.778	_	0.879	_	ns
f <sub>DATA</sub>	DDRX1 Input Data Speed	all sides		300	_		Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency			150	_	125	MHz
	RX2 Inputs with Clock and Data Aligned at C.ECLK.Aligned <sup>8, 9</sup>	Pin Using PCLK Pin for C	lock Inp	out –	I	I	
t <sub>DVA</sub>	Input Data Valid After CLK			0.316		0.342	UI
t <sub>DVE</sub>	Input Data Hold After CLK	_	0.710	_	0.675	_	UI
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO3L devices, bottom side only	_	664	_	554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	Dottom side only		332	_	277	MHz
f <sub>SCLK</sub>	SCLK Frequency	_		166	_	139	MHz
	RX2 Inputs with Clock and Data Centered (CECLK.Centered)	at Pin Using PCLK Pin for	Clock Ir	nput –	I	I	
t <sub>SU</sub>	Input Data Setup Before CLK		0.233	_	0.219	_	ns
t <sub>HO</sub>	Input Data Hold After CLK		0.287	_	0.287	_	ns
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO3L devices, bottom side only	_	664	_	554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	Dottom side only		332	_	277	MHz
f <sub>SCLK</sub>	SCLK Frequency	1		166	_	139	MHz
Generic DDF	R4 Inputs with Clock and Data Aligned at Pi	in Using PCLK Pin for Cloc	k Input	- GDDR	X4_RX.	ECLK.A	ligned <sup>8</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK		_	0.307	_	0.320	UI
t <sub>DVE</sub>	Input Data Hold After ECLK	1 <u>.</u>	0.782	_	0.699	_	UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO3L devices, bottom side only	_	800	_	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side omy	_	400	_	315	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	79	MHz
Generic DDF	4 Inputs with Clock and Data Centered at P	in Using PCLK Pin for Cloc	k Input -	GDDR	X4_RX.E	CLK.Ce	ntered <sup>8</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.233	_	0.219		ns
t <sub>HO</sub>	Input Data Hold After ECLK	1	0.287	—	0.287	—	ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO3L devices, bottom side only	_	800	_	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	Dottom olde omy	_	400	_	315	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	79	MHz
	outs (GDDR71_RX.ECLK.7:1)9	•		•		•	
t <sub>DVA</sub>	Input Data Valid After ECLK			0.290		0.320	UI
t <sub>DVE</sub>	Input Data Hold After ECLK	]	0.739	_	0.699	_	UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO3L devices,	_	756	_	630	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	bottom side only	_	378	_	315	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)		_	108	_	90	MHz



			_	6		5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
MIPI D-PHY GDDRX4_RX	Inputs with Clock and Data Centered at Pi X.ECLK.Centered <sup>10, 11, 12</sup>	in Using PCLK Pin for Clo	k Input	-			
t <sub>SU</sub>	Input Data Setup Before ECLK		0.200	_	0.200	_	UI
t <sub>HO</sub>	Input Data Hold After ECLK	Ī	0.200	_	0.200	_	UI
f <sub>DATA</sub>	MIPI D-PHY Input Data Speed	All MachXO3L devices, bottom side only	_	800	_	800	Mbps
f <sub>DDRX4</sub>	MIPI D-PHY ECLK Frequency	Bottom side only	_	400	_	400	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	100	MHz
Generic DDF	R Outputs with Clock and Data Aligned at F	Pin Using PCLK Pin for Clo	ck Input	– GDDF	RX1_TX.	SCLK.A	ligned <sup>8</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.520	_	0.550	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	All MachXO3L devices,	_	0.520	_	0.550	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	all sides	_	300	_	250	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency		_	150	_	125	MHz
Generic DDF	Outputs with Clock and Data Centered at I	Pin Using PCLK Pin for Clo	k Input	– GDDR	X1_TX.S	SCLK.Ce	entered <sup>8</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.210	_	1.510	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	All Mach VOOL dayinga	1.210	_	1.510	_	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	All MachXO3L devices, all sides	_	300	_	250	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency (minimum limited by PLL)		_	150	_	125	MHz
Generic DDF	XX2 Outputs with Clock and Data Aligned at	Pin Using PCLK Pin for Clo	ck Inpu	t – GDD	RX2_TX	ECLK.A	ligned <sup>8</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.200	_	0.215	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output			0.200	—	0.215	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO3L devices, top side only		664		554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency	Top side only	_	332	_	277	MHz
f <sub>SCLK</sub>	SCLK Frequency			166	_	139	MHz
	RX2 Outputs with Clock and Data Centere K.ECLK.Centered <sup>8, 9</sup>	d at Pin Using PCLK Pin fo	r Clock	Input –			
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.535	_	0.670	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output		0.535	_	0.670	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO3L devices,	_	664	_	554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)	top side only	_	332	_	277	MHz
f <sub>SCLK</sub>	SCLK Frequency			166	_	139	MHz
Generic DD	RX4 Outputs with Clock and Data Aligned K.ECLK.Aligned <sup>8, 9</sup>	at Pin Using PCLK Pin for	Clock I	nput –	I		
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.200	_	0.215	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output			0.200	_	0.215	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	MachXO3L devices,	_	800	_	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	top side only	_	400	_	315	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	79	MHz
JOLIN	1 '				l		1

#### DC and Switching Characteristics **MachXO3 Family Data Sheet**

			-	6	-	5	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Units
	RX4 Outputs with Clock and Data Centere X.ECLK.Centered <sup>8, 9</sup>	d at Pin Using PCLK Pin f	or Clock	Input –			
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.455		0.570		ns
t <sub>DVA</sub>	Output Data Valid After CLK Output		0.455		0.570	_	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	MachXO3L devices,		800	—	630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)	top side only	_	400	_	315	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	79	MHz
	utputs - GDDR71_TX.ECLK.7:1 <sup>8,9</sup>		1				
t <sub>DVB</sub>	Output Data Valid Before CLK Output			0.160	_	0.180	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output		_	0.160	_	0.180	ns
f <sub>DATA</sub>	DDR71 Serial Output Data Speed	MachXO3L devices,		756	_	630	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	top side only		378	_	315	MHz
f <sub>CLKOUT</sub>	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	108	_	90	MHz
	Outputs with Clock and Data Centered at F X.ECLK.Centered <sup>10, 11, 12</sup>	Pin Using PCLK Pin for Clo	ck Input	-			
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.200		0.200	_	UI
t <sub>DVA</sub>	Output Data Valid After CLK Output		0.200	_	0.200	_	UI
f <sub>DATA</sub>	MIPI D-PHY Output Data Speed	All MachXO3L devices,	—	800	—	800	Mbps
f <sub>DDRX4</sub>	MIPI D-PHY ECLK Frequency (minimum limited by PLL)	top side only	_	400	_	400	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	100	_	100	MHz

- 1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.
- General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.
- 3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- 4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- 5. For Generic DDRX1 mode t<sub>SU</sub> = t<sub>HO</sub> = (t<sub>DVE</sub> t<sub>DVA</sub> 0.03 ns)/2.
   6. The t<sub>SU\_DEL</sub> and t<sub>H\_DEL</sub> values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).
- 7. This number for general purpose usage. Duty cycle tolerance is +/-10%.
- 8. Duty cycle is +/- 5% for system usage.
- 9. Performance is calculated with 0.225 UI.
- 10. Performance is calculated with 0.20 UI.
- 11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.
- 12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.
- 13. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.



## sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)		7	400	MHz
f <sub>OUT</sub>	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)		1.5625	400	MHz
f <sub>OUT2</sub>	Output Frequency (CLKOS3 cascaded from CLKOS2)		0.0122	400	MHz
f <sub>VCO</sub>	PLL VCO Frequency		200	800	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		7	400	MHz
AC Characteri	stics				
t <sub>DT</sub>	Output Clock Duty Cycle	Without duty trim selected <sup>3</sup>	45	55	%
t <sub>DT_TRIM</sub> <sup>7</sup>	Edge Duty Trim Accuracy		-75	75	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy		-6	6	%
	Output Clask Pariod litter	f <sub>OUT</sub> > 100MHz	_	150	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 100MHz	_	0.007	UIPP
	Output Clock Cycle to evale litter	f <sub>OUT</sub> > 100MHz	_	180	ps p-p
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> < 100MHz	_	0.009	UIPP
t <sub>OPJIT</sub> 1,8	Output Clask Disease litter	f <sub>PFD</sub> > 100MHz	_	160	ps p-p
	Output Clock Phase Jitter	f <sub>PFD</sub> < 100MHz	_	0.011	UIPP
	Output Clask Davied litter (Freetiers   N)	f <sub>OUT</sub> > 100MHz	_	230	ps p-p
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> < 100MHz	_	0.12	UIPP
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> > 100MHz	_	230	ps p-p
	(Fractional-N)	f <sub>OUT</sub> < 100MHz	_	0.12	UIPP
t <sub>SPO</sub>	Static Phase Offset	Divider ratio = integer	-120	120	ps
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	0.9	_	ns
t <sub>LOCK</sub> 2,5	PLL Lock-in Time		_	15	ms
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
<b>+</b> 6	Input Clock Period Jitter	f <sub>PFD</sub> ≥ 20 MHz	_	1,000	ps p-p
t <sub>IPJIT</sub> 6	Imput Clock Period Sitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	ns
t <sub>STABLE</sub> <sup>5</sup>	STANDBY High to PLL Stable		_	15	ms
t <sub>RST</sub>	RST/RESETM Pulse Width		1	_	ns
t <sub>RSTREC</sub>	RST Recovery Time		1	_	ns
t <sub>RST_DIV</sub>	RESETC/D Pulse Width		10	_	ns
t <sub>RSTREC_DIV</sub>	RESETC/D Recovery Time		1	_	ns
t <sub>ROTATE-SETUP</sub>	PHASESTEP Setup Time		10	_	ns
t <sub>ROTATE_WD</sub>	PHASESTEP Pulse Width		4	_	VCO Cycles

<sup>1.</sup> Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

- 2. Output clock is valid after  $t_{\mbox{\scriptsize LOCK}}$  for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- 4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide for more details.
- 5. At minimum  $f_{PFD}$  As the  $f_{PFD}$  increases the time will decrease to approximately 60% the value listed.
- 6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.
- 7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.
- 8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



## **NVCM Download Time**<sup>1, 2</sup>

Symbol	Parameter	Device	Тур.	Units
t <sub>REFRESH</sub>	POR to Device I/O Active	LCMXO3-640	1.9	ms
		LCMXO3-1300	1.9	ms
		LCMXO3-1300 256 Ball Package	1.4	ms
		LCMXO3-2100	1.4	ms
		LCMXO3-2100 324 Ball Package	2.4	ms
		LCMXO3-4300	2.4	ms
		LCMXO3-4300 400 Ball Package	3.8	ms
		LCMXO3-6900	3.8	ms

<sup>1.</sup> Assumes sysMEM EBR initialized to an all zero pattern if they are used.


<sup>2.</sup> The NVCM download time is measured starting from the maximum voltage of POR trip point.



## **JTAG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	TCK clock frequency	_	25	MHz
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	_	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	_	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10	_	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	8	_	ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	_	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	10	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	20	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable		25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	25	ns

Figure 3-6. JTAG Port Timing Waveforms





## sysCONFIG Port Timing Specifications

Symbol	Parameter		Min.	Max.	Units
All Configuration Mo	odes		1	1	1
t <sub>PRGM</sub>	PROGRAMN low p	ulse accept	55		ns
t <sub>PRGMJ</sub>	PROGRAMN low p	ulse rejection	_	25	ns
t <sub>INITL</sub>	INITN low time	LCMXO3-640/ LCMXO3-1300	_	55	ns
		LCMXO3-1300 256 Ball Package/ LCMXO3-2100	_	70	ns
		LCMXO3-2100 324 Ball Package/ LCMXO3-4300	_	105	ns
		LCMXO3-4300 400 Ball Package/ LCMXO3-6900	_	130	ns
t <sub>DPPINIT</sub>	PROGRAMN low to	o INITN low	_	70	ns
t <sub>DPPDONE</sub>	PROGRAMN low to	DONE low	_	80	ns
t <sub>IODISS</sub>	PROGRAMN low to	o I/O disable	_	120	ns
Slave SPI	<u> </u>				
f <sub>MAX</sub>	CCLK clock freque	ncy	_	66	MHz
t <sub>CCLKH</sub>	CCLK clock pulse v	width high	7.5	_	ns
t <sub>CCLKL</sub>	CCLK clock pulse v	width low	7.5	_	ns
t <sub>STSU</sub>	CCLK setup time		2	_	ns
t <sub>STH</sub>	CCLK hold time		0	_	ns
t <sub>STCO</sub>	CCLK falling edge	•	_	10	ns
t <sub>STOZ</sub>	CCLK falling edge		_	10	ns
t <sub>STOV</sub>	CCLK falling edge		_	10	ns
t <sub>SCS</sub>	Chip select high tin		25	_	ns
t <sub>SCSS</sub>	Chip select setup ti		3	_	ns
t <sub>SCSH</sub>	Chip select hold tin	ne	3	_	ns
Master SPI					
f <sub>MAX</sub>	MCLK clock freque	ncy	_	133	MHz
t <sub>MCLKH</sub>	MCLK clock pulse	width high	3.75	_	ns
t <sub>MCLKL</sub>	MCLK clock pulse	width low	3.75	_	ns
t <sub>STSU</sub>	MCLK setup time		5	_	ns
t <sub>STH</sub>	MCLK hold time		1	_	ns
t <sub>CSSPI</sub>	INITN high to chip		100	200	ns
t <sub>MCLK</sub>	INITN high to first N	MCLK edge	0.75	1	us



## I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCL clock frequency	_	400	KHz

- 1. MachXO3L supports the following modes:
  - Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
  - Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
- 2. Refer to the I<sup>2</sup>C specification for timing requirements.

### SPI Port Timing Specifications<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
$f_{MAX}$	Maximum SCK clock frequency	_	45	MHz

Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

#### **Switching Test Conditions**

Figure 3-7 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

Figure 3-7. Output Test Load, LVTTL and LVCMOS Standards




Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R1	CL	Timing Ref.	VT
			LVTTL, LVCMOS 3.3 = 1.5 V	_
			LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$	0pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVTTL and LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0pF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	Орі	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



## MachXO3 Family Data Sheet Pinout Information

October 2014 Advance Data Sheet DS1047

### **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
		[A/B/C/D] indicates the PIO within the group to which the pad is connected.
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.
NC	_	No connect.
GND	_	GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.
VCC	_	$V_{\text{CC}}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.
VCCIOx	_	VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.
PLL and Clock Function	ons (Us	ed as user-programmable I/O pins when not used for PLL or clock pins)
[LOC]_GPLL[T, C]_IN	_	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
[LOC]_GPLL[T, C]_FB	_	Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
PCLK [n]_[2:0]	_	Primary Clock pads. One to three clock pads per side.
Test and Programming	g (Dual 1	function pins used for test access port and during sysCONFIG™)
TMS		Test Mode Select input pin, used to control the 1149.1 state machine.
TCK	I	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	ı	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin – Test Data output pin used to shift data out of the device using 1149.1.
		Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:
JTAGENB	I	If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.
		If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.
		For more details, refer to TN1279, MachXO3 Programming and Configuration Usage Guide.



## **Signal Descriptions (Cont.)**

Signal Name	I/O	Descriptions					
Configuration (Dual fu	nction pi	ns used during sysCONFIG)					
PROGRAMN I Initiates configuration sequence when asserted low. This pin always has an active pull-u							
INITN	I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.					
DONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.					
MCLK/CCLK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA in SPI and SPIm configuration modes.					
SN	I	Slave SPI active low chip select input.					
CSSPIN	I/O	Master SPI active low chip select output.					
SI/SPISI	I/O	Slave SPI serial data input and master SPI serial data output.					
SO/SPISO	I/O	Slave SPI serial data output and master SPI serial data input.					
SCL	I/O	Slave I <sup>2</sup> C clock input and master I <sup>2</sup> C clock output.					
SDA	I/O	Slave I <sup>2</sup> C data input and master I <sup>2</sup> C data output.					



## **Pin Information Summary**

	MachXO3L -640		MachXO	3L-1300				MachXC	3L-2100		
	CSFBGA 121	WLCSP 36	CSFBGA 121	CSFBGA 256	CABGA2 56	WLCSP 49	CSFBGA 121	CSFBGA 256	CSFBGA 324	CABGA 256	CABGA 324
General Purpose IO per Bar	nk	•		•					•		•
Bank 0	24	15	24	50	50	19	24	50	71	50	71
Bank 1	26	0	26	52	52	0	26	52	62	52	68
Bank 2	26	9	26	52	52	13	26	52	72	52	72
Bank 3	24	4	24	16	16	0	7	16	22	16	24
Bank 4	0	0	0	16	16	0	7	16	14	16	16
Bank 5	0	0	0	20	20	6	10	20	27	20	28
Total General Purpose Single Ended IO	100	28	100	206	206	38	100	206	268	206	279
Differential IO per Bank											
Bank 0	12	8	12	25	25	10	12	25	36	25	36
Bank 1	13	0	13	26	26	0	13	26	30	26	34
Bank 2	13	4	13	26	26	6	13	26	36	26	36
Bank 3	11	2	11	8	8	0	3	8	10	8	12
Bank 4	0	0	0	8	8	0	3	8	6	8	8
Bank 5	0	0	0	10	10	3	5	10	13	10	14
Total General Purpose Differential IO	49	14	49	103	103	19	49	103	131	103	140
Dual Function IO	33	25	33	33	33	25	33	33	37	33	37
Number 7:1 or 8:1 Gearboxe	es										
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	7	3	7	14	14	5	7	14	18	14	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	7	2	7	14	14	6	13	14	18	14	18
High-speed Differential Out	puts										
Bank 0	7	3	7	14	14	5	7	14	18	14	18
VCCIO Pins											
Bank 0	1	1	1	4	4	2	1	4	4	4	4
Bank 1	1	0	1	3	4	0	1	3	4	4	4
Bank 2	1	1	1	4	4	1	1	4	4	4	4
Bank 3	3	1	3	2	1	0	1	2	2	1	2
Bank 4	0	0	0	2	2	0	1	2	2	2	2
Bank 5	0	0	0	2	1	1	1	2	2	1	2
VCC	4	2	4	8	8	2	4	8	8	8	10
GND	10	2	10	24	24	4	10	24	16	24	16
NC	0	0	0	0	1	0	0	0	13	1	0
Reserved for Configuration	1	1	1	1	1	1	1	1	1	1	1
<b>Total Count of Bonded Pins</b>	121	36	121	256	256	49	121	256	324	256	324




			Ma	chXO3L-	4300				Мас	hXO3L-6	900	
	WLCSP 81	CSFBGA 121	CSFBGA 256	CSFBGA 324	CABGA 256	CABGA 324	CABGA 400	CSFBGA 256	CSFBGA 324	CABGA 256	CABGA 324	CABGA 400
General Purpose IO per Bar	k		•			•			•	•	•	
Bank 0	29	24	50	71	50	71	83	50	73	50	71	83
Bank 1	0	26	52	62	52	68	84	52	68	52	68	84
Bank 2	20	26	52	72	52	72	84	52	72	52	72	84
Bank 3	7	7	16	22	16	24	28	16	24	16	24	28
Bank 4	0	7	16	14	16	16	24	16	16	16	16	24
Bank 5	7	10	20	27	20	28	32	20	28	20	28	32
Total General Purpose Single Ended IO	63	100	206	268	206	279	335	206	281	206	279	335
Differential IO per Bank	•		•			•			•	•	•	
Bank 0	15	12	25	36	25	36	42	25	36	25	36	42
Bank 1	0	13	26	30	26	34	42	26	34	26	34	42
Bank 2	10	13	26	36	26	36	42	26	36	26	36	42
Bank 3	3	3	8	10	8	12	14	8	12	8	12	14
Bank 4	0	3	8	6	8	8	12	8	8	8	8	12
Bank 5	3	5	10	13	10	14	16	10	14	10	14	16
Total General Purpose Differential IO	31	49	103	131	103	140	168	103	140	103	140	168
Dual Function IO	25	37	37	37	37	37	37	37	37	37	37	37
Number 7:1 or 8:1 Gearboxe	s		•			•			•	•	•	
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	10	7	18	18	18	18	21	20	21	20	21	21
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	10	13	18	18	18	18	21	20	21	20	21	21
High-speed Differential Out	outs		•			•			•	•	•	
Bank 0	10	7	18	18	18	18	21	20	21	20	21	21
VCCIO Pins												
Bank 0	3	1	4	4	4	4	5	4	4	4	4	5
Bank 1	0	1	3	4	4	4	5	3	4	4	4	5
Bank 2	2	1	4	4	4	4	5	4	4	4	4	5
Bank 3	1	1	2	2	1	2	2	2	2	1	2	2
Bank 4	0	1	2	2	2	2	2	2	2	2	2	2
Bank 5	1	1	2	2	1	2	2	2	2	1	2	2
VCC	4	4	8	8	8	10	10	8	8	8	10	10
GND	6	10	24	16	24	16	33	24	16	24	16	33
NC	0	0	0	13	1	0	0	0	0	1	0	0
Reserved for Configuration	1	1	1	1	1	1	1	1	1	1	1	1
Total Count of Bonded Pins	81	121	256	324	256	324	400	256	324	256	324	400



## MachXO3 Family Data Sheet Ordering Information

October 2014 Advance Data Sheet DS1047

#### **MachXO3L Part Number Description**



#### **Ordering Information**

MachXO3L devices have top-side markings, for commercial and industrial grades, as shown below:



LCMXO3L 6900C 5BG256C Datecode

Note: Markings are abbreviated for small packages.



## Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-640E-5MG121C	640	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-640E-6MG121C	640	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-640E-5MG121I	640	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-640E-6MG121I	640	1.2 V	6	Halogen-Free csfBGA	121	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-1300E-5UWG36CTR	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36CTR50	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36CTR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	COM
LCMXO3L-1300E-5UWG36ITR	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5UWG36ITR50	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5UWG36ITR1K	1300	1.2 V	5	Halogen-Free WLCSP	36	IND
LCMXO3L-1300E-5MG121C	1300	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-1300E-6MG121C	1300	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-1300E-5MG121I	1300	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-1300E-6MG121I	1300	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3L-1300E-5MG256C	1300	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-1300E-6MG256C	1300	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-1300E-5MG256I	1300	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-1300E-6MG256I	1300	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-1300C-5BG256C	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-1300C-6BG256C	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-1300C-5BG256I	1300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-1300C-6BG256I	1300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-2100E-5UWG49CTR	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49CTR50	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49CTR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	COM
LCMXO3L-2100E-5UWG49ITR	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5UWG49ITR50	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5UWG49ITR1K	2100	1.2 V	5	Halogen-Free WLCSP	49	IND
LCMXO3L-2100E-5MG121C	2100	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-2100E-6MG121C	2100	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-2100E-5MG121I	2100	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-2100E-6MG121I	2100	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3L-2100E-5MG256C	2100	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-2100E-6MG256C	2100	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-2100E-5MG256I	2100	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-2100E-6MG256I	2100	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-2100E-5MG324C	2100	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-2100E-6MG324C	2100	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-2100E-5MG324I	2100	1.2 V	5	Halogen-Free csfBGA	324	IND



Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-2100E-6MG324I	2100	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3L-2100C-5BG256C	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-2100C-6BG256C	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-2100C-5BG256I	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-2100C-6BG256I	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-2100C-5BG324C	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3L-2100C-6BG324C	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3L-2100C-5BG324I	2100	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3L-2100C-6BG324I	2100	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND

Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
LCMXO3L-4300E-5UWG81CTR	4300	1.2 V	5	Halogen-Free WLCSP	81	СОМ
LCMXO3L-4300E-5UWG81CTR50	4300	1.2 V	5	Halogen-Free WLCSP	81	COM
LCMXO3L-4300E-5UWG81CTR1K	4300	1.2 V	5	Halogen-Free WLCSP	81	COM
LCMXO3L-4300E-5UWG81ITR	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3L-4300E-5UWG81ITR50	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3L-4300E-5UWG81ITR1K	4300	1.2 V	5	Halogen-Free WLCSP	81	IND
LCMXO3L-4300E-5MG121C	4300	1.2 V	5	Halogen-Free csfBGA	121	COM
LCMXO3L-4300E-6MG121C	4300	1.2 V	6	Halogen-Free csfBGA	121	COM
LCMXO3L-4300E-5MG121I	4300	1.2 V	5	Halogen-Free csfBGA	121	IND
LCMXO3L-4300E-6MG121I	4300	1.2 V	6	Halogen-Free csfBGA	121	IND
LCMXO3L-4300E-5MG256C	4300	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-4300E-6MG256C	4300	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-4300E-5MG256I	4300	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-4300E-6MG256I	4300	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-4300E-5MG324C	4300	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-4300E-6MG324C	4300	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-4300E-5MG324I	4300	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3L-4300E-6MG324I	4300	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3L-4300C-5BG256C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-4300C-6BG256C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-4300C-5BG256I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-4300C-6BG256I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-4300C-5BG324C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3L-4300C-6BG324C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3L-4300C-5BG324I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3L-4300C-6BG324I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3L-4300C-5BG400C	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-4300C-6BG400C	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	СОМ
LCMXO3L-4300C-5BG400I	4300	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-4300C-6BG400I	4300	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND





Part Number	LUTs	Supply Voltage	Speed	Package	Leads	Temp.
			•			
LCMXO3L-6900E-5MG256C	6900	1.2 V	5	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-6MG256C	6900	1.2 V	6	Halogen-Free csfBGA	256	COM
LCMXO3L-6900E-5MG256I	6900	1.2 V	5	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-6MG256I	6900	1.2 V	6	Halogen-Free csfBGA	256	IND
LCMXO3L-6900E-5MG324C	6900	1.2 V	5	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-6MG324C	6900	1.2 V	6	Halogen-Free csfBGA	324	COM
LCMXO3L-6900E-5MG324I	6900	1.2 V	5	Halogen-Free csfBGA	324	IND
LCMXO3L-6900E-6MG324I	6900	1.2 V	6	Halogen-Free csfBGA	324	IND
LCMXO3L-6900C-5BG256C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-6BG256C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	COM
LCMXO3L-6900C-5BG256I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-6BG256I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	256	IND
LCMXO3L-6900C-5BG324C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-6BG324C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	COM
LCMXO3L-6900C-5BG324I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-6BG324I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	324	IND
LCMXO3L-6900C-5BG400C	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-6BG400C	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	COM
LCMXO3L-6900C-5BG400I	6900	2.5 V / 3.3 V	5	Halogen-Free caBGA	400	IND
LCMXO3L-6900C-6BG400I	6900	2.5 V / 3.3 V	6	Halogen-Free caBGA	400	IND



## MachXO3 Family Data Sheet Supplemental Information

June 2014 Advance Data Sheet DS1047

#### For Further Information

A variety of technical notes for the MachXO3L family are available on the Lattice web site.

- TN1282, MachXO3 sysCLOCK PLL Design and Usage Guide
- TN1281, Implementing High-Speed Interfaces with MachXO3 Devices
- TN1280, MachXO3 sysIO Usage Guide
- TN1279, MachXO3 Programming and Configuration Usage Guide
- TN1074, PCB Layout Recommendations for BGA Packages
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- AN8066, Boundary Scan Testability with Lattice sysIO Capability
- MachXO3L Device Pinout Files
- Thermal Management document
- · Lattice design tools



# MachXO3 Family Data Sheet Revision History

October 2014 Advance Data Sheet DS1047

Date	Version	Section	Change Summary
February 2014	00.1	_	Initial release.
	00.2	DC and Switching Characteristics	Updated MachXO3L External Switching Characteristics – C/E Devices table. Removed LPDDR and DDR2 parameters.
May 2014	00.3	Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Moved 121-ball fcCSP arrow.
			General update of Introduction section.
		Architecture	General update.
		Pinout Information	Updated Pin Information Summary section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
		Ordering Information	Updated MachXO3L Part Number Description section. Updated or added data on WLCSP49, WLCSP81, CABGA324, and CABGA400 for specific devices.
			Updated Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Added part numbers.
June 2014	1.0	_	Product name/trademark adjustment.
		Introduction	Updated Features section.
			Updated Table 1-1, MachXO3L Family Selection Guide. Changed fcCSP packages to csfBGA. Adjusted 121-ball csfBGA arrow.
			Introduction section general update.
		Architecture	General update.
		DC and Switching Characteristics	Updated sysIO Recommended Operating Conditions section. Removed $V_{REF}$ (V) column. Added standards.
			Updated Maximum sysIO Buffer Performance section. Added MIPI I/O standard.
			Updated MIPI D-PHY Emulation section. Changed Low Speed to Low Power. Updated Table 3-4, MIPI DC Conditions.
			Updated Table 3-5, MIPI D-PHY Output DC Conditions.
			Updated Maximum sysIO Buffer Performance section.
			Updated MachXO3L External Switching Characteristics – C/E Device section.



Date	Version	Section	Change Summary
July 2014	1.1	DC and Switching Characteristics	Updated the Static Supply Current – C/E Devices section. Added devices.
			Updated the Programming and Erase Supply Current – C/E Device section. Added devices.
			Updated the sysIO Single-Ended DC Electrical Characteristics section. Revised footnote 4.
			Added the NVCM Download Time section.
			Updated the Typical Building Block Function Performance – C/E Devices section. Added information to footnote.
		Pinout Information	Updated the Pin Information Summary section.
		Ordering Information	Updated the MachXO3L Part Number Description section. Added packages.
			Updated the Ordering Information section. General update.
October 2014	1.2	Introduction	Updated Table 1-1, MachXO3L Family Selection Guide. Revised XO3L-2100 and XO3L-4300 IO for 324-ball csfBGA package.
		Architecture	Updated the Dual Boot section. Corrected information on where the primary bitstream and the golden image must reside.
		Pinout Information	Updated the Pin Information Summary section.
			Changed General Purpose IO Bank 5 values for MachXO3L-2100 and MachXO3L-4300 CSFBGA 324 package.
			Changed Number 7:1 or 8:1 Gearboxes for MachXO3L-640 and MachXO3L-1300.
			Removed DQS Groups (Bank 1) section.
			Changed VCCIO Pins Bank 1 values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.
			Changed GND values for MachXO3L-1300, MachXO3L-2100, MachXO3L-4300 and MachXO3L-6900 CSFBGA 256 package.
			Changed NC values for MachXO3L-2100 and MachXO3L-4300 CSF-BGA 324 package.
		DC and Switching Characteristics	Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.
			Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.
			Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.

#### **ПОСТАВКА** ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

многоканальный

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

## Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

#### http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

#### Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru\_6 moschip.ru\_4 moschip.ru\_9