

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



July 2013

FDS2572

150V, 0.047 Ohms, 4.9A, N-Channel UltraFET® Trench MOSFET

General Description


UltraFET[®] devices combine characteristics that enable benchmark efficiency in power conversion applications. Optimized for Rds(on), low ESR, low total and Miller gate charge, these devices are ideal for high frequency DC to DC converters.


Applications

- DC/DC converters
- Telecom and Data-Com Distributed Power Architectures
- 48-volt I/P Half-Bridge/Full-Bridge
- 24-volt Forward and Push-Pull topologies

Features

- $R_{DS(ON)} = 0.040\Omega$ (Typ.), $V_{GS} = 10V$
- Q_{q(TOT)} = 29nC (Typ.), V_{GS} = 10V
- Low Q_{RR} Body Diode
- · Maximized efficiency at high frequencies
- UIS Rated





MOSFET Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	150	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current		
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 50^{\circ}C/W$)	4.9	Α
	Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 50^{\circ}$ C/W)	3.1	Α
	Pulsed	Figure 4	Α
	Power dissipation	2.5	W
P_{D}	Derate above 25°C	20	mW/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case	(NOTE1)	25	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Case at 10 seconds	(NOTE2)	50	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Case at steady state	(NOTE2)	85	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS2572	FDS2572	330mm	12mm	2500units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150	-	- 1	V
_		V _{DS} = 120V	-	-	1	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{GS} = 0V$ $T_C = 150^{\circ}C$	-	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V	-	-	±100	nA
On Chara	cteristics					
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	-	4	V
r _{DS(ON)}	Drain to Source On Resistance	$I_D = 4.9A, V_{GS} = 10V$	-	0.040	0.047	Ω
r _{DS(ON)}	Drain to Source On Resistance	I _D = 4.9A, V _{GS} = 6V	-	0.044	0.053	Ω
	Characteristics	<u> </u>			I	
C _{ISS}	Input Capacitance		_	2050	2870	pF
C _{OSS}	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$	-	220	310	pF
C _{RSS}	Reverse Transfer Capacitance	f = 1MHz	-	48	80	pF
R _q	Gate Resistance		0.1	1.3	3.0	Ω
Q _{g(TOT)}	Total Gate Charge at 10V	V _{GS} = 0V to 10V	-	29	38	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 75V$	-	4	6	nC
Q _{qs}	Gate to Source Gate Charge	$I_{D} = 4.9A$	-	8	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	$I_g = 1.0 \text{mA}$	-	6	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		-	4	-	nC
	Characteristics			•		
t _{ON}	Turn-On Time		-	-	27	ns
t _{d(ON)}	Turn-On Delay Time	7	-	14	-	ns
t _r	Rise Time	V _{DD} = 75V, I _D = 4.9A	-	4	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_G = 10\Omega$	-	44	-	ns
t _f	Fall Time	7	-	22	-	ns
t _{OFF}	Turn-Off Time		-	-	100	ns
Drain-Sou	rce Diode Characteristics			_		
		I _{SD} = 4.9A	-	-	1.25	V
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 3.1A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 4.9A$, $dI_{SD}/dt = 100A/\mu s$	-	-	72	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 4.9, dI _{SD} /dt =100A/μs	-	İ	158	nC

Notes

^{1.} R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.

^{2.} $\rm R_{\theta JA}$ is measured with $\rm 1.0 in^2~copper~on~FR\text{-}4~board$

Typical Characteristic






Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

©2001 Fairchild Semiconductor Corporation FDS2572 Rev. C, July 2013

Typical Characteristic (Continued)




Figure 5. Unclamped Inductive Switching Capability




Figure 6. Transfer Characteristics




Figure 7. Saturation Characteristics




Figure 8. Normalized Drain to Source On Resistance vs Junction Temperature




Figure 9. Normalized Gate Threshold Voltage vs Junction Temperature





Figure 10. Normalized Drain to Source Breakdown Voltage vs Junction Temperature

Typical Characteristic (Continued)




V_{DD} = 75V V_{GS}, GATE TO SOURCE VOLTAGE (V) 8 4 WAVEFORMS IN DESCENDING ORDER: 2 $I_D = 4.9A$ $I_D = 1A$ 15 20 25 30 35 Q_g, GATE CHARGE (nC)

10

Figure 11. Capacitance vs Drain to Source Voltage

Figure 12. Gate Charge Waveforms for Constant **Gate Currents**

Test Circuits and Waveforms






Figure 15. Gate Charge Test Circuit




Figure 14. Unclamped Energy Waveforms




Figure 16. Gate Charge Waveforms

I_{g(REF)}

Test Circuits and Waveforms (Continued)




Figure 17. Switching Time Test Circuit




Figure 18. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 19 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually

utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 19 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance $(Z_{\theta,JA})$ is also effected by varied top copper board area. Figure 20 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 19. Thermal Resistance vs Mounting Pad Area





Figure 20. Thermal Impedance vs Mounting Pad Area



SABER Electrical Model

```
REV August 2001
template FDS2572 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model dbodymod = (isl=4e-11,nl=1.131,rs=4.4e-3,trs1=2e-3,trs2=1e-6,cjo=1.44e-9,m=0.67,tt=7.4e-8,xti=4.2)
dp..model dbreakmod = (rs=0.38,trs1=2e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=5e-10,isl=10e-30,nl=10,m=0.7)
m..model mstrongmod = (type=_n,vto=4.05,kp=85,is=1e-30, tox=1)
m..model mmedmod = (type=_n, vto=3.35, kp=5, is=1e-30, tox=1)
m..model mweakmod = (type=_n, vto=2.76, kp=0.05, is=1e-30, tox=1, rs=0.1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-10,voff=-2)
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-10)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.8,voff=0.3)
                                                                                                          LDRAIN
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.8)
                                                                     DPI CAP
                                                                                                                   DRAIN
c.ca n12 n8 = 8e-10
                                                                  10
c.cb n15 n14 = 8e-10
                                                                                                          RLDRAIN
                                                                               ≸RSLC1
c.cin n6 n8 = 2e-9
                                                                    dp.dbody n7 n5 = model=dbodymod
                                                                                  ISCL
dp.dbreak n5 n11 = model=dbreakmod
                                                                                          DBREAK T
dp.dplcap n10 n5 = model=dplcapmod
                                                                                50
                                                                               ≨RDRAIN
                                                            ESG
spe.ebreak n11 n7 n17 n18 = 157.4
                                                                                                          DBODY
                                                                      EVTHRES
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
                                           LGATE RGATE + (18)
                                                                                             MWEAK
                                                          EVTEMP
spe.esg n6 n10 n6 n8 = 1
                                                                                             EBREA
                                                                                  MMED
spe.evthres n6 n21 n19 n8 = 1
                                                                           MSTR
spe.evtemp n20 n6 n18 n22 = 1
                                            RLGATE
                                                                                                          LSOURCE SOURCE
                                                                           CIN
i.it n8 n17 = 1
                                                                                          RSOURCE
                                                                                                         RLSOURCE
I.lgate n1 n9 = 5.61e-9
I.ldrain n2 n5 = 1.0e-9
                                                                                               RBREAK
I.Isource n3 n7 = 1.98e-9
                                                                    S2B
                                                                                                       ₹RVTEMP
res.rlgate n1 n9 = 56.1
res.rldrain n2 n5 = 10
                                                                          CB
                                                                                                        19
                                                                                           IT
res.rlsource n3 n7 = 19.8
                                                                                                          VBAT
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                               RVTHRES
res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-3e-7
res.rdrain n50 n16 = 2.1e-2, tc1=1e-2,tc2=3e-5
res.rgate n9 n20 = 1.47
res.rslc1 n5 n51 = 1e-6, tc1=3e-3,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.5e-2, tc1=4.5e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-3e-3,tc2=-1.4e-5
res.rvtemp n18 n19 = 1, tc1=-5e-3,tc2=2e-6
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
|\dot{s}c|: v(n51,\dot{n}50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/65))**3))
```

©2001 Fairchild Semiconductor Corporation FDS2572 Rev. C, July 2013

SPICE Thermal Model JUNCTION REV August 2001 FDS2572 Copper Area = 1 in² CTHERM1 TH 8 2.0e-3 RTHERM1 CTHERM1 CTHERM2 8 7 5.0e-3 CTHERM3 7 6 1.0e-2 CTHERM4 6 5 4.0e-2 8 CTHERM5 5 4 9.0e-2 CTHERM6 4 3 2.0e-1 CTHERM7 3 2 1 CTHERM2 RTHERM2 CTHERM8 2 TL 3 7 RTHERM1 TH 8 1.0e-1 RTHERM2 8 7 5.0e-1 RTHERM3 7 6 1 RTHERM3 CTHERM3 RTHERM4655 RTHERM5 5 4 8 RTHERM6 4 3 12 6 RTHERM7 3 2 18 RTHERM8 2 TL 25 RTHERM4 CTHERM4 SABER Thermal Model Copper Area = 1 in² 5 template thermal_model th tl thermal_c th, tl RTHERM5 CTHERM5 ctherm.ctherm1 th c2 =2.0e-3 ctherm.ctherm2 c2 c3 =5.0e-3 4 ctherm.ctherm3 c3 c4 =1.0e-2 ctherm.ctherm4 c4 c5 =4.0e-2 ctherm.ctherm5 c5 c6 =9.0e-2 RTHERM6 CTHERM6 ctherm.ctherm6 c6 c7 =2.0e-1 ctherm.ctherm7 c7 c8 =1 ctherm.ctherm8 c8 tl =3 3 rtherm.rtherm1 th c2 =1.0e-1 rtherm.rtherm2 c2 c3 =5.0e-1 RTHERM7 CTHERM7 rtherm.rtherm3 c3 c4 =1 rtherm.rtherm4 c4 c5 =5 2 rtherm.rtherm5 c5 c6 =8 rtherm.rtherm6 c6 c7 =12 rtherm.rtherm7 c7 c8 =18 RTHERM8 CTHERM8 rtherm.rtherm8 c8 tl =25


TABLE 1. THERMAL MODELS

COMPONANT	0.04 in ²	0.28 in ²	0.52 in ²	0.76 in ²	1.0 in ²
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25

CASE

MS-012AA


8 LEAD JEDEC MS-012AA SMALL OUTLINE PLASTIC PACKAGE



OVERDOL	INCHES		MILLIMETERS		NOTEO	
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.0532	0.0688	1.35	1.75	-	
A ₁	0.004	0.0098	0.10	0.25	-	
b	0.013	0.020	0.33	0.51	-	
С	0.0075	0.0098	0.19	0.25	-	
D	0.189	0.1968	4.80	5.00	2	
Е	0.2284	0.244	5.80	6.20	-	
E ₁	0.1497	0.1574	3.80	4.00	3	
е	0.050 BSC		1.27 BSC		-	
Н	0.0099	0.0196	0.25	0.50	-	
L	0.016	0.050	0.40	1.27	4	

NOTES:

- All dimensions are within allowable dimensions of Rev. C of JEDEC MS-012AA outline dated 5-90.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.006 inches (0.15mm) per side.
- Dimension "E₁" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 0.010 inches (0.25mm) per side.
- 4. "L" is the length of terminal for soldering.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. Controlling dimension: Millimeter.
- 7. Revision 8 dated 5-99.







TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ FPS™ AccuPower™ F-PFS™ AX-CAP® FRFFT®

BitSiC™ Global Power ResourceSM Build it Now™ Green Bridge™ $\mathsf{CorePLUS^{\mathsf{TM}}}$ Green FPS™

Green FPS™ e-Series™ CorePOWER™ $CROSSVOLT^{\text{TM}}$ $\mathsf{G} max^{\mathsf{TM}}$ $\mathsf{G}\mathsf{T}\mathsf{O}^{\mathsf{T}\mathsf{M}}$ CTL™ Current Transfer Logic™ IntelliMAX™

ISOPLANAR™ DEUXPEED®

Dual Cool™ Marking Small Speakers Sound Louder EcoSPARK® and Better™

EfficentMax™ MegaBuck™ ESBC™ MICROCOUPLER™ MicroFET™

MicroPak™ MicroPak2™ Fairchild® MillerDrive™ Fairchild Semiconductor® MotionMax™ FACT Quiet Series™ mWSaver™

FAST® OptoHiT™ **OPTOLOGIC®** FastvCore™ OPTOPLANAR® FETBench™

(1)_® PowerTrench[®] PowerXS™

Programmable Active Droop™

QFET[®] QSTM Quiet Series™ RapidConfigure™ тм

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

STEALTH™ SuperFET®

SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] . SyncFET™

 $Sync\text{-}Lock^{\intercal_M}$

SYSTEM ®*

GENERAL

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinvPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT®* μSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 164

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

FDS2572 FDS2572_Q

ПОСТАВКА ЭЛЕКТРОННЫХ КОМПОНЕНТОВ

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г. Москва, ул. Щербаковская д. 3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж:

moschip.ru moschip.ru_6 moschip.ru_4 moschip.ru_9