Dual Output 3/4 Phase +1/0 Phase Controller with Single SVID Interface for Desktop and Notebook CPU Applications

The NCP6153 dual output four plus one phase buck solution is optimized for Intel VR12 compatible CPUs. The controller combines true differential voltage sensing, differential inductor DCR current sensing, input voltage feed−forward, and adaptive voltage positioning to provide accurately regulated power for both Desktop and Notebook applications. The control system is based on Dual−Edge pulse−width modulation (PWM) combined with DCR current sensing providing the fastest initial response to dynamic load events and reduced system cost. It also sheds to single phase during light load operation and can auto frequency scale in light load while maintaining excellent transient performance.

Dual high performance operational error amplifiers are provided to simplify compensation of the system. Patented Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between closed−loop transient response and Dynamic VID performance. Patented Total Current Summing provides highly accurate current monitoring for droop and digital current monitoring.

Features

- Meets Intel VR12/IMVP7 Specifications
- Current Mode Dual Edge Modulation for Fastest Initial Response to Transient Loading
- Dual High Performance Operational Error Amplifier
- One Digital Soft Start Ramp for Both Rails
- Dynamic Reference Injection
- Accurate Total Summing Current Amplifier
- DAC with Droop Feed−forward Injection
- Dual High Impedance Differential Voltage and Total Current Sense Amplifiers
- Phase−to−Phase Dynamic Current Balancing
- "Lossless" DCR Current Sensing for Current Balancing
- Summed Thermally Compensated Inductor Current Sensing for Droop
- True Differential Current Balancing Sense Amplifiers for Each Phase
- Adaptive Voltage Positioning (AVP)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [28](#page-27-0) of this data sheet.

- Switching Frequency Range of 200 kHz 1.0 MHz
- Startup into Pre−Charged Loads While Avoiding False OVP
- Power Saving Phase Shedding
- Vin Feed Forward Ramp Slope
- Pin Programming for Internal SVID Parameters
- Over Voltage Protection (OVP) and Under Voltage Protection (UVP)
- Over Current Protection (OCP)
- Dual Power Good Output with Internal Delays
- These Devices are Pb−Free and are RoHS Compliant

Applications

- Desktop & Notebook Processors
- Server Processors and Memory Power

BLOCK DIAGRAM FOR NCP6153

Figure 1. Block Diagram

Figure 2. Pinout (Top View)

NCP6153 QFN52 SINGLE ROW PIN DESCRIPTIONS

NCP6153 QFN52 SINGLE ROW PIN DESCRIPTIONS

NCP6153 APPLICATION CONTROL CIRCUIT (TYPICAL)

NCP6153

Figure 3. NCP6153 VCCP and GT Regulator

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL INFORMATION

*All signals referenced to GND unless noted otherwise.

THERMAL INFORMATION

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*The maximum package power dissipation must be observed.

1. JESD 51−5 (1S2P Direct−Attach Method) with 0 LFM

2. JESD 51−7 (1S2P Direct−Attach Method) with 0 LFM

NCP6153 ELECTRICAL CHARACTERISTICS Unless otherwise stated: −10°C < T_A < 100°C; V_{CC} = 5 V; C_{VCC} = 0.1 µF

DIFFERENTIAL SUMMING AMPLIFIER

Table 2. STATE TRUTH TABLE

Figure 6. State Diagram

General

The NCP6153 is a dual output four/three phase plus one phase dual edge modulated multiphase PWM controller designed to meet the Intel VR12 specifications with a serial SVID control interface. The NCP6153 implements PS0, PS1, PS2 and PS3 power saving states. It is designed to work in notebook, desktop, and server applications.

For Core Rail:

For AUX Rail:

VID code change is supported by SVID interface with three options as below:

Serial VID

The NCP6153 supports the Intel serial VID interface. It communicates with the microprocessor through three wires (SCLK, SDIO, ALERT#). The table of supported registers is shown below.

Boot Voltage Programming

The NCP6153 has a Vboot voltage register that can be externally programmed for each output. The VBOOTA also provides a feature that allows the "+1" single phase output to be disabled and effectively removed from the SVID bus. If the single phase output is disabled it alters the SVID address setting table to allow the multi−phase rail to show up at an even or odd address. See the Boot Voltage Table below.

Table 3. BOOT VOLTAGE TABLE

Addressing Programming

The NCP6153 supports seven possible dual SVID device addresses and eight possible single device addresses. Pin 32 (PWM1/ADDR) is used to set the SVID address. On power up a 10 μ A current is sourced from this pin through a resistor connected to this pin and the resulting voltage is measured. The two tables below provide the resistor values for each corresponding SVID address. For dual addressing follow the Dual SVID Address Table. The address value is latched at startup. If VBOOTA is pulled to V_{CC} the aux rail will be removed from the SVID bus, the address will then follow the Single Address SVID table below.

Table 4. DUAL SVID ADDRESS TABLE

Table 5. SINGLE SVID ADDRESS TABLE

Remote Sense Amplifier

A high performance high input impedance true differential amplifier is provided to accurately sense the output voltage of the regulator. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The remote sense amplifier takes the difference of the output voltage with the DAC voltage and adds the droop voltage to

$$
V_{DIFFOUT} = (V_{VSP} - V_{VSN}) + (1.3 V - V_{DAC})
$$

+ (V_{DROOP} - V_{CSREF}) (eq. 1)

This signal then goes through a standard error compensation network and into the inverting input of the error amplifier. The non−inverting input of the error amplifier is connected to the same 1.3 V reference used for the differential sense amplifier output bias.

High Performance Voltage Error Amplifier

A high performance error amplifier is provided for high bandwidth transient performance. A standard type 3 compensation circuit is normally used to compensate the system.

Differential Current Feedback Amplifiers

Each phase has a low offset differential amplifier to sense that phase current for current balance and per phase OCP protection during soft−start. The inputs to the CSNx and CSPx pins are high impedance inputs. It is recommended that any external filter resistor RCSN does not exceed 10 $k\Omega$ to avoid offset issues with leakage current. It is also recommended that the voltage sense element be no less than $0.5 \text{ m}\Omega$ for accurate current balance. Fine tuning of this time constant is generally not required. The individual phase current is summed into the PWM comparator feedback. In this way current is balanced via a current mode control approach.

Total Current Sense Amplifier

The NCP6153 uses a patented approach to sum the phase currents into a single temperature compensated total current signal. This signal is then used to generate the output voltage droop, total current limit, and the output current monitoring functions. The total current signal is floating with respect to CSREF. The current signal is the difference between CSCOMP and CSREF. The Ref(n) resistors sum the signals from the output side of the inductors to create a low impedance virtual ground. The amplifier actively filters and gains up the voltage applied across the inductors to recover the voltage drop across the inductor series resistance (DCR). Rth is placed near an inductor to sense the temperature of the inductor. This allows the filter time constant and gain to be a function of the Rth NTC resistor and compensate for the change in the DCR with temperature.

The DC gain equation for the current sensing:

$$
V_{\text{CSCOMP-CSREF}} = -\frac{\text{Rcs2} + \frac{\text{Rcs1}^{\star} \text{Rth}}{\text{Rcs1} + \text{Rth}}}{\text{Rph}} \star \left(\text{Iout}_{\text{Total}} \star \text{DCR}\right)
$$
\n(eq. 2)

Set the gain by adjusting the value of the Rph resistors. The DC gain should set to the output voltage droop. If the voltage from CSCOMP to CSREF is less than 100 mV at ICCMAX then it is recommended to increase the gain of the CSCOMP amp and adding a resistor divider to the Droop pin

filter. This is required to provide a good current signal to offset voltage ratio for the ILIMIT pin. When no droop is needed, the gain of the amplifier should be set to provide \sim 100 mV across the current limit programming resistor at full load. The values of Rcs1 and Rcs2 are set based on the 100k NTC and the temperature effect of the inductor and should not need to be changed. The NTC should be placed near the closest inductor. The output voltage droop should be set with the droop filter divider.

The pole frequency in the CSCOMP filter should be set equal to the zero from the output inductor. This allows the circuit to recover the inductor DCR voltage drop current signal. Ccs1 and Ccs2 are in parallel to allow for fine tuning of the time constant using commonly available values. It is best to fine tune this filter during transient testing.
 $F_7 = \frac{DCR \text{ @ } 25^{\circ} \text{C}}{25^{\circ} \text{C}}$

$$
F_Z = \frac{\text{DCR} @ 25^{\circ}C}{2 \cdot p_1 \cdot L_{\text{Phase}}} \tag{eq. 3}
$$

$$
F_p = \frac{1}{2*PI*\left(Rcs2 + \frac{Rcs1*Rth@25°C}{Rcs1+Rth@25°C}\right)*\left(Ccs1 + Ccs2\right)}
$$

Programming the Current Limit

The current limit thresholds are programmed with a resistor between the ILIMIT and CSCOMP pins. The ILIMIT pin mirrors the voltage at the CSREF pin and mirrors the sink current internally to IOUT (reduced by the IOUT Current Gain) and the current limit comparators. The 100% current limit trips if the ILIMIT sink current exceeds 10 μ A for 50 μ s. The 150% current limit trips with minimal delay if the ILIMIT sink current exceeds $15 \mu A$. Set the value of the current limit resistor based on the CSCOMP − CSREF voltage as shown below.

$$
R_{LIMIT} = \frac{\frac{\text{Rcs1}^+ \text{Rth}}{\text{Rcs1} + \text{Rth}} \star \left(\text{Iout}_{LIMIT}^{\star} \text{DCR}\right)}{10 \mu} \quad (eq. 5)
$$

or

$$
R_{LIMIT} = \frac{V_{CSCOMP-CSREF@ILIMIT}}{10\mu}
$$
 (eq. 6)

Programming DROOP and DAC Feed−Forward Filter

The signals DROOP and CSREF are differentially summed with the output voltage feedback to add precision voltage droop to the output voltage. The total current feedback should be filtered before it is applied to the DROOP pin. This filter impedance provides DAC feed−forward during dynamic VID changes. Programming this filter can be made simpler if CSCOMP−CSREF is equal to the droop voltage. R_{drop} sets the gain of the DAC feed–forward and C_{droop} provides the time constant to cancel the time constant of the system per the following equations. C_{out} is the total output capacitance and Rout is the output impedance of the system.

If the Droop at maximum load is less than 100 mV at ICCMAX we recommend altering this filter into a voltage divider such that a larger signal can be provided to the ILIMIT resistor by increasing the CSCOMP amp gain for better current monitor accuracy. The DROOP pin divider gain should be set to provide a voltage from DROOP to CSREF equal to the amount of voltage droop desired in the output. A current is applied to the DROOP pin during dynamic VID. In this case Rdroop1 in parallel with Rdroop2 should be equal to R_{droom} .

Programming IOUT

The IOUT pin sources a current in proportion to the ILIMIT sink current. The voltage on the IOUT pin is monitored by the internal A/D converter and should be scaled with an external resistor to ground such that a load equal to ICCMAX generates a 2 V signal on IOUT. A pull–up resistor from 5 V V_{CC} can be used to offset the I_{OUT} signal positively if needed.

$$
R_{IOUT} = \frac{2.0 V^* R_{LIMIT}}{10 * \frac{Rcs1*Rth}{Rcs1+Rth} * (Iout_{ICC_MAX} * DCR)} \quad (eq. 7)
$$

Programming ICC_MAX and ICC_MAXA

The SVID interface provides the platform ICC_MAX value at register 21h for both the multiphase and the single phase rail. A resistor to ground on the IMAX and IMAXA pins programs these registers at the time the part is enabled. $10 \mu A$ is sourced from these pins to generate a voltage on the program resistor. The value of the register is 1 A per LSB and is set by the equation below. The resistor value should be no less than 10 k.

$$
ICC_MAX_{21h} = \frac{R * 10 \mu A * 256 A}{2 V}
$$
 (eq. 8)

Programming TSENSE and TSENSEA

Two temperature sense inputs are provided. A precision current is sourced out the output of the TSENSE and TSENSEA pins to generate a voltage on the temperature sense network. The voltages on the temperature sense inputs are sampled by the internal A/D converter. A 100 k NTC similar to the VISHAY ERT−J1VS104JA should be used. Rcomp1 is mainly used for noise. See the specification table for the thermal sensing voltage thresholds and source current.

Precision Oscillator

A programmable precision oscillator is provided. The clock oscillator serves as the master clock to the ramp generator circuit. This oscillator is programmed by a resistor to ground on the ROSC pin. The oscillator frequency range is between 200 kHz/phase to 1 MHz/phase. The ROSC pin provides approximately 2 V out and the source current is mirrored into the internal ramp oscillator. The oscillator frequency is approximately proportional to the current flowing in the ROSC resistor.

NCP6153 Operating Frequency versus R_{osc}:

$$
\frac{10.5 \text{ k}\Omega \times 350 \text{ kHz}}{\text{Fs}} = \text{R}_{\text{OSC}} \quad \text{(eq. 9)}
$$

The oscillator generates triangle ramps that are $0.5 \sim 2.5$ V in amplitude depending on the VRMP pin voltage to provide input voltage feed forward compensation. The ramps are equally spaced out of phase with respect to each other and the signal phase rail is set half way between phases 1 and 2 of the multi phase rail for minimum input ripple current.

Programming the Ramp Feed−Forward Circuit

The ramp generator circuit provides the ramp used by the PWM comparators. The ramp generator provides voltage feed−forward control by varying the ramp magnitude with respect to the VRMP pin voltage. The VRMP pin also has a 4 V UVLO function. The VRMP UVLO is only active after the controller is enabled. The VRMP pin is high impedance input when the controller is disabled.

The PWM ramp time is changed according to the following,

$$
V_{\text{RAMPpk}=pk_{\text{PP}}} = 0.1 \cdot V_{\text{VRMP}} \qquad \text{(eq. 10)}
$$

Programming TRBST

The TRBST pin provides a signal to offset the output after load release overshoot. This network should be fine tuned during the board tuning process and is only necessary in systems with significant load release overshoot. The TRBST network allows maximum boost for low frequency load release events to minimize load release undershoot. The network time constants are set up to provide a TRBST roll off at higher frequencies where it is not needed. Cboost1 * Rbst1 controls the time constant of the load release boost.

This should be set to counter the under shoot after load release. Rbst1 + Rbst2 controls the maximum amount of boost during rapid step loading. Rbst2 is generally much larger than Rbst1. The Cboost2 * Rbst2 time constant controls the roll off frequency of the TRBST function.

PWM Comparators

During steady state operation, the duty cycle is centered on the valley of the triangle ramp waveform and both edges of the PWM signal are modulated. During a transient event the duty will increase rapidly and proportionally turning on all phases as the error amp signal increases with respect to the ramps to provide a highly linear and proportional response to the step load.

Phase Detection Sequence

During start−up, the number of operational phases and their phase relationship is determined by the internal circuitry monitoring the PWM outputs. Normally, NCP6153 operates as a 4−phase VCORE+1−phase VAUX PWM controller. For NCP6153, Connecting PWM4 pin to VCC programs 3−phase operation.

The Aux rail can be disabled by pulling the VBOOTA signal to VCC. This changes the SVID address scheme to allow the multiphase to be programmed to any SVID Address odd or even. See the register resistor programming table.

Table 6. PHASE COUNT TABLE

Table 7. 3+1 UNUSED PIN CONNECTION TABLE

Table 8. 4+0 UNUSED PIN CONNECTION TABLE

Table 9. 3+0 UNUSED PIN CONNECTION TABLE

PROTECTION FEATURES

Input Under Voltage Protection

NCP6153 monitors the 5 V V_{CC} supply and the VRMP pin for under voltage protection. The gate driver monitors both the gate driver V_{CC} and the BST voltage (12 V drivers only). When the voltage on the gate driver is insufficient it will pull DRVON low and notify the controller the power is not ready. The gate driver will hold DRVON low for a minimum period of time to allow the controller to restart its startup sequence. In this case the PWM is set back to the MID state and soft start would begin again. See the figure below.

Figure 14. Gate Driver UVLO Restart

Soft Start

Soft start is implemented internally. A digital counter steps the DAC up from zero to the target voltage based on the predetermined slew rate in the spec table. For NCP6153, the PWM signals will start out open with a test current to collect data on phase count and for setting internal registers. After the configuration data is collected the controller enables and sets the PWM signal to the 2.0 V MID state to indicate that the drivers should be in diode mode. DRVON will then be asserted and the COMP pin released to begin soft−start. The DAC will ramp from Zero to the target DAC codes and the PWM outputs will begin to fire. Each phase will move out of the MID state when the first PWM pulse is produced preventing the discharge of a pre−charged output.

Over Current Latch−Off Protection

During normal operation a programmable total current limit is provided that scales with the phase count during power saving operation. The level of total current limit is set with the resistor from the ILIM pin to CSCOMP. The current through the external resistor connected between ILIM and CSCOMP is then compared to the internal current of $10 \mu A$ and 15 μ A. If the current into the ILIM pin exceeds the 10 A level an internal latch−off counter starts. The controller shuts down if the fault is not removed after $50 \text{ }\mu\text{s}$. If the current into the pin exceeds $15 \mu A$ the controller will shut down immediately. To recover from an OCP fault the EN pin must be cycled low.

The over−current limit is programmed by a resistor on the ILIM pin. The resistor value can be calculated by the following equation:

$$
R_{ILIM} = \frac{V_{CSCOMP} - V_{CSREF}}{10 \mu A}
$$
 (eq. 11)

Under Voltage Monitor

The output voltage is monitored at the output of the differential amplifier for UVLO. If the output falls more than 300 mV below the DAC−DROOP voltage the UVLO comparator will trip sending the VR_RDY signal low.

Over Voltage Protection

During normal operation the output voltage is monitored at the differential inputs VSP and VSN. If the output voltage exceeds the DAC voltage by approximately 300 mV, PWMs will be forced low until the voltage drops below the OVP threshold. After the first OVP trip the DAC will ramp down to zero to avoid a negative output voltage spike during shutdown. When the DAC gets to zero the PWMs will be forced low and the DRVON will remain high. To reset the part the Enable pin must be cycled low. During soft−start and DVID, the above OVP is disabled. This allows the controller to start up without false triggering the OVP. Meanwhile, there is a second OVP protection which is always enabled. The second OVP monitors CSREF(A) Pin voltage with a protection threshold of 2.3 V.

Figure 16. OVP Threshold Behavior

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Layout Notes

The NCP6153 has differential voltage and current monitoring. This improves signal integrity and reduces noise issues related to layout for easy design use. To insure proper function there are some general rules to follow. Always place the inductor current sense RC filters as close to the CSN and CSP pins on the controller as possible. Place the V_{CC} decoupling cap as close as possible to the controller VCC pin, the resistor in series should always be no higher than 2.2 Ω to avoid large voltage drop. The high frequency filter cap on CSREF and the 10 Ω CSREF resistors should be placed close to the controller. The small high feed back cap from COMP to FB should be as close to the controller as possible. Please minimize the capacitance to ground of the FB traces by keeping them short. The filter cap from CSCOMP to CSREF should also be close to the controller.

PACKAGE DIMENSIONS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ^[DK] are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
"Typical" parameters which may be pro intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products f and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

For additional information, please contact your local Sales Representative

info@moschip.ru

 $\circled{1}$ +7 495 668 12 70

Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.3, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

 Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@[moschip](mailto:info@moschip.ru).ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9