



M0116SD-161SDBR1-1

Vacuum Fluorescent Display Module

RoHS Compliant

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com nhtech@newhavendisplay.com nhsales@newhavendisplay.com

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV. NO.	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	2/22
1. SCOPE				
This specificati	on applies to VFD module (Model No: M0116SD-	-161SDBR1-1).		
1				
2. FEATU	RES			
2.1 LCD con	npatible interface and mounting holes.			
	D module is capable to communicate some different	t type of bus systems s	uch as i80 (Ir	ntel) or
M68 (Mo	torola), 8-bit or 4-bit parallel data.), or a synchronou	is serial interface.		
	ity of display and luminance.			
-	and light-weight unit by using new VFD technology	and flat packed one-cl	nip controller	ſ .
-	e power supply.			
	e adjustment available by software (4 levels). inable fonts available (CG-RAM font).			
	d Japanese Katakana characters (CG-ROM font).			
3. GENER	AL DESCRIPTIONS			
3.1 This spec	ification becomes effective after being approved by	the purchaser.		
	y conflict is found in the specification appropriate	action shall be taken	upon agreen	nent of
both parti				
3.3 The experimentary production	cted necessary service parts should be arranged by on.	the customer before	the completion	on of
4. PRODU	ICT SPECIFICATIONS			
4.1 Type				
~ 1			Table 1	

Table-1


Туре	M0116SD-161SDBR1-1
Digit Format	5×8 Dot Matrix with Cursor


4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)

			Table-2
	Parameter	Specification	Unit
Outur	Width	80.0 ± 1.0	mm
Outer	Height	36.0 ± 1.0	mm
Dimensions	Thickness	9.35 Max	mm

TANDARD	SPECIFICATION	FOR			DC	CUMENT	NO.	REV.	NO I	PAGE
IAME	JF LCII ICATION	TUN	AFFNOVAL						00	3/22
4.3 Specificat	ion of the Display	/ Pane	el (See Fig-9	on Page 7/2	20 for	details)			Tab	le-3
P	arameter		Symbol		Speci	fication			Unit	
Display s	ize		W*h	51.5*	5.29		mm			
Number of	f digit		W*H	16 dig	gits*1	line				
Character	Size		W*H	2.8*5.	.29				mm	
Character	Pitch		W*H	1.27*5	5.29				mm	
Dot Size			W*H	0.28*0	0.53				mm	
Display co	lor		W*H	Green	n (X=0	.250,Y=	0.439)			
4.4 Environme	nt Conditions		•						Tab	ole-4
F	Parameter		Symbol	Min		Ma	IX	Ur	nit	
Operating	temperature		Topr	-40		+8	5		°C	
Storage te	mperature		Tstg	-50		+9	5	0	° C	
Humidity(operating)		Topr	0	0				%	
Humidity(r	non-operating)	Hstg	Hstg 0 90					%		
Vibration(5	5-55hz)	-	-		4		G			
shock			-	-		4()	G		
4.5 Absolute M	laximum Ratings								Tab	ole-5
	retem a	ara	р	n i	М	Х	a li	Mo bi	timn y	
Supply vol	voltage		Vic	-0.5		6	.0			
Input signa	al voltage		Vis	-0.5		Vcc-	+0.5		Vdc	
4.6 Recommen	d Operating Cor	ditio	ns						Tabl	е-б
	Parameter		Symbol	Min	-	Гур.	Max.		Unit	
Supply vol	tage		Vcc	4.5		5.0	5.5		Vdc	
Input signa	al voltage		Vis	0		-	Vcc	,	Vdc	
Operating	temperature		Topr	-20		+50	+70)	°C	
4.7 DC Characte	ristics (Ta=+25 °C)	, Vcc=-	+5.0Vdc)				-		Tak	ole-7
F	Parameter		Symbol	Min.	Тур.		Max		Unit	
Suj	pply current ※)		Icc	_	90.	5	108		mA	
Logical	input voltage	Н	Vih	0.7*Vcc						
Logical	input voitage	L	vil	-						
"H" leve	el input current	Vcc	Iih	20						
	Luminance	_	L	102	200		_		Ft-1	
	Daminanee		Ľ	(350)	(68	30)			cd/m^2	

specified supply current at power on. However, the example supply are dependent on the characteristics of the host power supply.





STANDARD SPECIFICATION FOR APPROVAL

NAME

REV.NO DOCUMENT NO. PAGE 00 6/22

Item	Symbol	Min.	Max.	Unit
STB setup time	t _{STBS}	100	-	ns
STB hold time	t _{STBH}	500	-	ns
Input signal fall time	tf	-	15	ns
Input signal rise time	tr	-	15	ns
STB pulse width high	twstb	500	-	ns
SCK pulse width high	t _{SCKH}	200	-	ns
SCK pulse width low	t _{SCKL}	200	-	ns
SI data setup time	t _{DSs}	100	-	ns
SI data hold time	t _{DHs}	100	-	ns
SCK cycle time	t _{CYCSCK}	500	-	ns
SCK wait time between bytes	t _{WAIT}	1	-	us
SO data delay time	t _{DDs}	-	150	ns
SO data hold time	t _{DHRs}	5	-	ns

Note: All timing is specified using 20% and 80% of V_{CC} as the reference points.




Figure 6. Synchronous Serial Interface Write Cycle Timing






Figure 7. Synchronous Serial Interface Read Cycle Timing





5.FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

)	SDECI	FIC A	FION FOD ADDOMAI	DOCUMENT	NO.	RE	EV.NO	PA
AME		SPECI	FICA	FION FOR APPROVAL				00	9/
Table-8	Register	r Selectio	m						I
	M68	i8		_					
RS	R/W	/RD	/WR	O O	peration				
0	0	1	0	IR write as an internal operation	on (display clear,	ect.)			
0	1	0	1	Read busy flag (DB7) and add	ress counter (DB	0 to D	B6)		
1	0	1	0	DR write as an internal operati	on (DR to DD-R	AM or	CG-	RAM)
1	1	0	1	DR read as an internal operation	on (DD-RAM or	CG-RA	AM to	o DR)	
not Th 5.1.2 Ad The ins eitl (re 1). 5.1.3 Dis	hen the b t be accepted accept	busy flag pted. Wh struction counter (counter is written RAM or pm) DD-1 C content pata RAM	en RS = must b (ACC) (ACC) a into th CG-RA RAM o ts are th M (DD	e controller is in the internal op =0 and R/W=1 (Table-8), the bus e written after ensuring that the b assigns addresses to both DD-R te IR, the address information is AM is also determined concurrent r CG-RAM, the ACC is automatic en output to Db0 to Db6 when F -RAM) AM) stores display data represen	AM and CG-RA sent from the II ently by the inst atically increment RS =0 and R/W=	M. WH M. WH R to the ruction nted by 1 (See	e AC . Aft 1 (d Table	n addı C. Sel ter wr	ress of lectior iting i
	e-9 Relat		een Dig	ships between DD-RAM addres it Position and DD-RAM data olumn 3 rd column		Colum		ight E	
	0			0.211				<u> </u>	nd
1 st Ro 5.1.4 Ch		0H Generat	01H or RO	02H M (CG-ROM)	0EI	H		0FH	nd
5.1.4 Ch Th co Th th	naracter ne charac odes (tabl ne charac e CG-RA	Generat eter genera le-10). It eter fonts AM.	ator RO ator RC can gen are sho	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c	ter patterns of 5× acter patterns.	x8 dots		0FH 8-bit	charao
5.1.4 Ch Th co Th 5.1.5 Ch	aracter ne charac odes (tabl ne charac e CG-RA naracter	Generat ter generat le-10). It eter fonts AM. Generat	ator RO ator RC can gen are sho	M (CG-ROM) M (CG-ROM) generates charac lerate 240 kinds of 5x8 dots char	ter patterns of 5× acter patterns.	x8 dots 00H to (OFH a	0FH 8-bit are all	charao
5.1.4 Ch Th cc Th 5.1.5 Ch In	aracter ne charac odes (tabl ne charac e CG-RA naracter the charac	Generat ter generat le-10). It ter fonts AM. Generat acter gen	cor RO ator RC can gen are sho cor RA erator F	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM)	ter patterns of 5x cacter patterns. character codes 0	2 48 dots	OFH :	0FH 18-bit are all	charad located
5.1.4 Ch Th co Th th 5.1.5 Ch In rev	haracter ne charac odes (tabl ne charac e CG-RA haracter the charac write cha	Generat ter generat le-10). It ter fonts AM. Generat acter generat	cor RO ator RC can gen are sho cor RA erator F tterns b	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) CAM (CG-RAM), the user can	ter patterns of 5x racter patterns. character codes 0	x8 dots 00H to 0 2 7	0FH : 3 8	0FH 8-bit are all 4 9	charac ocated 5 10
5.1.4 Ch Th co Th 5.1.5 Ch In rev Fo	haracter he charac odes (tabl he charac he CG-RA haracter the charac write charac 5×8 d	Generat ter generat le-10). It eter fonts AM. Generat acter generat tracter pa lots and c	tor RO ator RC can gen are sho tor RA erator F tterns b ursor, e	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) RAM (CG-RAM), the user can y program.	ter patterns of 5x racter patterns. character codes 0 1 6 11	c8 dots 00H to 0 2 7 12	0FH 3 3 8 13	0FH 8-bit are all 4 9 14	charad located 5 10 15
5.1.4 Ch Th co Th th 5.1.5 Ch In rev Fo	haracter he charac bdes (tabl he charac he CG-RA haracter the charac write charac write charac he charac	Generat ter generat le-10). It ter fonts AM. Generat acter generat acter generat tracter paracter para	cor RO ator RC can gen are sho cor RA erator F tterns b ursor, e DD-RA	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be	ter patterns of 5x racter patterns. character codes 0 1 6 11 16	 x8 dots 00H to 0 2 7 12 17 	0FH = 3 8 13 18	0FH are all 4 9 14 19	charac located 5 10 15 20
5.1.4 Ch Th cc Th 5.1.5 Ch In rev Fo wr ad	haracter he charac odes (tabl he charac he cG-RA haracter the charac write charac he charac he character the character the character the character write character he character the character he character the character the	Generat ter generat le-10). It eter fonts AM. Generat acter generat acter generat tracter pa lots and c rite into I shown as	tor RO ator RC can gen are sho cor RA erator F tterns b ursor, e DD-RA the left	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the	ter patterns of 5x racter patterns. character codes 0 1 6 11 16 21	 2 7 12 17 22 	3 3 8 13 18 23	0FH 8-bit are all 4 9 14 19 24	charad located 5 10 15 20 25
5.1.4 Ch Th co Th th 5.1.5 Ch In rev Fo wr ad the	haracter he charac bdes (tabl he charac he cG-RA haracter the charac write charac he character the character the character the character write character he	Generat ter generat le-10). It ter fonts AM. Generat acter gen acter gen aracter par lots and c rite into I shown as ter pattern	tor RO ator RC can gen are sho for RA erator F tterns b ursor, e DD-RA the left hs stored	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) CAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show	ter patterns of 5x racter patterns. character codes 0 1 6 11 16 21 26	 2 7 12 17 22 27 	3 3 13 13 23 28	0FH 0FH are all 4 9 14 19 24 29	charac located 5 10 15 20 25 30
5.1.4 Ch Th co Th th 5.1.5 Ch In rev Fo wr ad the Se	haracter he charac odes (tabl he charac he character the cha	Generat ter generat le-10). It ter fonts AM. Generat acter gen acter gen aracter pa lots and c rite into I shown as ter patterr 11 for the	cor RO ator RC can gen are sho cor RA erator F tterns b ursor, e DD-RA the left as stored e relatio	M (CG-ROM) M (CG-ROM) generates charac erate 240 kinds of 5x8 dots char wn on the following page. The c M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show d in CG-RAM.	ter patterns of 5x racter patterns. character codes 0 1 6 11 16 21	 c8 dots 00H to 0 2 7 12 17 22 27 32 	3 3 13 13 23 28	0FH 0FH 8-bit are all 4 9 14 19 24 29 34	charad located 5 10 15 20 25

DAR E			SI	PEC	IFIC	CATIO	N F	OR	R AI	PPF	RO	VAI		-			IEN]				EV.NO
	Char		0.000	Ford	Taki				0 10 1	<u> </u>	ם י	A N 4		dar							00
-100	Char	act	ers .	FOII	140	le (CG-	κU	1 VI)	and		J-K.	- IVI	. 00	ues							
		Upp	ber b	oits	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
					DB6 DB5	0	000	$\begin{vmatrix} 0\\ 1 \end{vmatrix}$	0	1 0	1 0	1 1	1 1	00	000	$\begin{vmatrix} 0 \\ 1 \end{vmatrix}$	0 1	1 0	$\begin{vmatrix} 1\\0 \end{vmatrix}$	1	$\begin{vmatrix} 1 \\ 1 \end{vmatrix}$
	Low	er	bits	\backslash	DB4	0	1	0	1	0	$\begin{vmatrix} 0\\1 \end{vmatrix}$	0	1	0	1	0	1	0	1	0	1
	DBO	DB1	1 DB2	DB3		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	0	0	0	0	CG-RAM (1)			Ø	Ð	P	ኣ	P	Ä	Æ		100000	ŋ	#0 #0	Q	p
	0	0	0	1	1	CG-RAM (2)	Ĭ	1	1	Ā	Q	a		×	**		7	Ŧ	4	**	q
	0	0	1	0	2	CG-RAM			2	B	R	b		Å	£	ľ	r A	ņ	-		8
						(3) CG-RAM		ш										XXXX			
	0	0	1	1	3	(4)		#		C	5	C		á	R		ή	Ţ	E	£	67
	0	1	0	0	4	CG-RAM (5)		\$	4	D		đ	t	a		ጜ	<u>I</u>	ŀ	Þ	μ	Ω
	0	1	0	1	5	CG-RAM (6)		X	5	Ľ	Ų	e	ų		Ø		オ	t		G	ü
	0	1	1	0	6	CG-RAM (7)		8	6	F	Ų	ŕ	Ų	Ŭ	ŧ	ŋ	ħ	1001	Π	ρ	Σ
	0	1	1	1	7	CG-RAM (8)		7	7	G	Ŵ	g	Ŵ	ö	¢	7	Ŧ	7	7	-	π
	1	0	0	0	8	CG-RAM (1)		ľ	8	Н	X	1	X		1	4	ŋ	ም ት		ŗ	X
		0	0	1	9	CG-RAM	י ה,	Ì	9	T	Ŷ	i			ľ		ን ካ	I		¥ *	
					_	(2) CG-RAM	T III			*	-		у	ф :::	ነም 	ņ	-	/	lb	×	¥
	1	0	1	0	A	(3)	۲.	*		J	2	Ĵ	Z	U		Ĩ		Ĥ	k		*
	1	0	1	1	B	CG-RAM (4)	F	-	7	ĸ		K	ł	Ŵ	<u></u>	7	ţ			X	Л
	1	1	0	0	C	CG-RAM (5)	Ŧ	7	ζ	I	¥]		٦	2	ħ	1	"	ņ	¢	m
	1	1	0	1	D	CG-RAM (6)	þ	100001	100001 100001	M]	M	}	¥	ų	Ľ	Ζ	ጓ	.	Ł	K Maccol K
	1	1	1	0	E	CG-RAM (7)	4	*	λ	M	^	n		أ	Ť	3	t		- v	ñ	
	1	1	1	1	F	CG-RAM (8)	*	7	?	Ū	180000	Ũ	÷	8				7	۵	ö	
														, ANN A	<u> </u>	-	-	_			

	.ND. ME	ARI)		SF	PEC	IFI	CA'	TIC)N]	FOI	R Al	PPF	RON	/AL	_	DO	CUM	ENT N	NO.	RI	EV.NO	PAC
																						00	11/2
Т	able				-		ween attern					ess, C	Char	acte	r Coo	des (DD-R	AM)	ANI) 5*7	(whi	t Cursor)
		Ch	aract	er Co	des			C	CG-R	AM	ADD	RES	S			С	haract	er Pat	terns				
		(DD	-RA	M DA	ATA)											(CG-R	AM d	ata)				
D	D	D	D	D	D	D	D	Α	Α	Α	А	А	Α	D	D	D	D	D	D	D	D		
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
											0	0	0	\times	×	\times	1	2	3	4	5		
											0	0	1	\times	×	\times	6	7	8	9	10	Chara	otor
											0	1	0	×	\times	\times	11	12	13	14	15	Patter	
0	0	0	0	×	0	0	0	0	0	0	0	1	1	\times	\times	\times	16	17	18	19	20	1 auci	
Ū	Ū	Ū	Ū		Ū	Ū	Ŭ	Ŭ	Ū	Ū	1	0	0	\times	\times	\times	21	22	23	24	25		
											1	0	1	\times	×	\times	26	27	28	29	30		
											1	1	0	\times	×	\times	31	32	33	34	35		
											1	1	1	\times	×	×	36	×	×	×	\times	Curs	sor
											0	0	0	\times	\times	\times	1	2	3	4	5		
											0	0	1	\times	×	×	6	7	8	9	10		
											0	1	0	\times	\times	\times	11	12	13	14	15	Chara	cter
0	0	0	0	×	0	0	1	0	0	1	0	1	1	\times	\times	\times	16	17	18	19	20	Patter	
											1	0	0	\times	×	\times	21	22	23	24	25		- (-)
											1	0	1	\times	×	×	26	27	28	29	30		
											1	1	0	\times	\times	\times	31	32	33	34	35		
											1	1	1	\times	×	×	36	×	×	×	×	Curs	sor
						1										1				1			
											0	0	0	\times	\times	\times	1	2	3	4	5		
											0	0	1	\times	\times	\times	6	7	8	9	10		
																						Chara	cter
0	0	0	0	×	1	1	1	1	1	1												Patter	
-	-	,	~																			1 4000	-(/)
																						Curs	or

- 2. CG-RAM address bits 0 to 2 designate the character the patter line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line If bit 4of the 8th line data is 1.1 bit will light up the cursor regardless of the cursor presence
- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left)
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H
- 5. 1 for CG-ram data corresponds display selection and 0 to non-selection."×" Indicates non-effect.

STANDARD	SDECIFICATION FOD ADDOVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	12/22

5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

*For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

- Display clear
 Fill the DD-RAM with 20H (Space Code)
- Set the address counter to 00H Set the address counter (ACC) to point DD-RAM.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	13/22
3) Disp	lay on/off control:			•
D=	=0; Display off			
B=	=0; Blinking off			
C=	=0; Cursor off			
4) Entr	y mode set:			
L/	D=1; Increment by 1			
S=	=0; No shift			
5) Fund	ction set			
IF	=1; 8-bit interface data			
BI	R0=BR1=0; Brightness=100%			
N=	=1; 2-line display			
6) CPU	Uinterface type			
W	hen JP0=Open; M68 type (Factory Setting)			
W	hen JP0=Short; i80 type			
5.3.2 Ex	ternal			

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.

Table-12 Soldering Land OPEN/SHORT Combination Table

Mode	IP2	IP3	IP4	IP5	IP6	IP7
Parallel (Motorola)	(Note 1)	open	shorted	open	shorted	open
Parallel (Intel)	(Note 1)	open	shorted	open	open	shorted
Serial	open	shorted	open	shorted	shorted	open

Note 1: JP2 shorted (open) enables (disables) external reset mode.

STANDARD
NAME

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table-13 for the list of each instruction execution time.

TANDARD	SDE/	TIFIC		ON FC			57A T	D	OCUME	ENT NO	. REV.NO	PAG
AME	SEL		AIIC	IN FC	ЛАГ	rku	VAL				00	15/2
able –13 Instructio	on Set											
Instruction	DC	DAV	555	DD(1	DDE	DDA	DDA	DD1	DDA	Descriptio	on
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Clean all diaul	
Display clear	0	0	0	0	0	0	0	0	0	1	Clear all displayed sets DD-ram a	•
Display clear	0	0	0	0	0	0	0	0	0	1	0 in address co	
												DRAM
											address 0 in	
											Also returns	
											display being	
Cursor Home	0	0	0	0	0	0	0		1	\times		rigina
											position DD	-
											RAM co	ontent
											remain unchan	ged
											Sets the	curso
											direction	an
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	specifies o	lispla
Entry Wode set	0	0	0	0	0	0	0	1	I/D	3	shift.	Thes
											operations are	durin
											WR/RD data	
												lispla
Display ON/OFF	7										ON/OFF(D),cu	
Control	0	0	0	0	0	0	1	D	С	В	ON/OFF(C),cu	
											blink of ch	aracte
											position(B)	
Cursor or display	,	0	0		0			D/I			Shifts displa	-
Shift	0	0	0	0	0	1	S/C	R/L	×	×		eeping
											DD-RAM cont	
											Sets data lengt number of o	
Function set	0	0	0	0	1	IF	Ν	×	BR1	BR0	lines (N),	nspia _. Se
i unetion set	0	U	U	U	1	11	11	~	DICI	DICO	brightness	leve
											(BR1, BR0)	1010
CGRAM address	5					I	I	1	1	l	Sets the CG	-RAN
Setting	0	0	0	1			A	CG			address.	
DDRAM					1						Sets the DD	-RAM
Address setting	0	0	1				ADD				address.	
-											Read busy flag	g (BF
Busy flag &	0	1	BF				ACC				and address c	
address setting											(ACC).	

ANDARD	SDEC	IFIC	ATION FOR APPROVAL	DOCUME	NT NO.	REV.NO	PAGE
ME	SIEC		ATION FOR ALL ROVAL			00	16/22
Data write to C or DDRAM	G 1	0	Data writing	Writes data DD-RAM	into CO	G-RAM or	
Data Read from CG or DDRA	1	1	Data reading	Read data d	from CC	G-RAM or	
*NOTE	I/D=0 S=1: S/C= S/C= R/L= R/L= IF=1: IF=0: N=1: N=0: BR1, BF=1 BF=0	Displa Curson 1: Disp 0: Curson 1: Shif 0: Shif 2 Shif 2 Abits 2 Line 1 Line BR0=	rement y shift enabled r shift enabled olay shift sor move it to the right it to the left es display 00: 100% 01: 75% 10: 50% 11: 25% (Internally operating). usy (Instruction acceptable)	Read data from CG-RAM or DD-RAM [Abbreviation] DD-RAM: Display Data RAM CG-RAM: Character Generater RAM ACG: CG-RAM Address ADD: DD-RAM Address ACC: Address Counter			
6.2 Instructi		riptio	on				
6.2.1 Displ	•)B5 I	DB4 DB3 DB2 DB1 DB0	l			
This instruct (1) Fills all 1 (2) Clears th (3) Sets the (4) Sets the (5) If the cu	R/W=0 ions ocations in e contents lisplay for address co rsor is disp	of the a zero cl unter(A layed,	00001splay data RAM (DD-RAM) wi address counter (ACC) to 00H. naracter shift (returns original p ACC) to point to the DD-RAM. moves the cursor to the left mo ACC) to increment on the each	osition). st character in th	ne top line	e (upper line)	

TANDARD		CDF	CIE	(C + T		EOP		DOV	AТ		DOC	UME	NT NO		REV.NO)	PA
NAME		5PE	LUIFI	ICAI	IUN	rur	APP	KUV	AL						00		17
6.2.2 Curso	or Ho	ome												1			
D) B7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-								
	0	0	0	0	0	0	1	\times									
L	R	S=0, F	R/W=0)						C)2H to	03H	\times :	Don'	t care		
This instru	uctior	ı															
(1) Clears	s the o	conten	ts of t	he ado	lress c	ounte	r (ACC	C) to 0	OH.								
(2) Sets the	he ad	dress o	counte	er (AC	C) to p	ooint t	o the I	DD-R/	M.								
(3) Sets th								-	-		<i>,</i>						
(4) If the				ed, mo	ves the	e left	most cl	haracte	er in	the	top lin	e (up	per lin	ne).			
6.2.3 Entry					DD												
			DB5						DB0	l							
	0	0	0	0	0	1	I/	D	S								
	RS	S=0, R	/W=0								(04H to	o 07H				
The I/D b access to I I/D=1: The I/D=0: The The S bit o S=1: D	DD-R e add e add enabl	RAM c lress co lress co e displ	or CG- ounter ounter lay shi	RAM (ACC (ACC ift, ins	C) is in C) is de	creme	ented. ented.								odified RAM.	after	r ev
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both	DD-R e add e add enabl Displa Curson ion in ple, i . How ts pos or wi ve of t lines	RAM c lress co e display shift r shift n whice f S=0 wever f sition o ill alre- the val- are sh	or CG- ounter ounter lay shi t enable t enable and L if $S=1$ on pan eady t lue of nifted s	RAM (ACC (ACC ift, ins led. ed. display /D=1, and I/ nel. be shi S. Sin simult	() is in () is det () is de () is de () tead of () tea	creme creme f curse ifted i ursor the dis n the reading	ented. ented. or shift s oppo would splay v direct ng and	t, after site in shift vould tion so writin	r each sens one c shift electe g the	h w se to chan one ed [e CC	rite or that o cacter to charac by I/E G-RAM	f the d to the cter to duri	o the cursor, right the le	DD-l : after eft an eads	RAM. r a MPU d the cu of the	J wi rsor DD-	rites
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both Table-1	DD-R e add e add enabl Displa Curson cion ir ple, i . How ts pos or wi ve of t lines 4 Cun	RAM c lress co e display shift r shift n whice f S=0 wever f sition o ill alre- the val- are sh	or CG- ounter ounter lay shi t enable th enable and L if $S=1$ on pan eady t lue of hifted s ove ar	RAM (ACC (ACC ift, ins led. display /D=1, and L nel. be shi S. Sin simultand Dis	C) is in C) is de tead of the cu (D=1, f fted in nilarly aneous play sl	creme creme f curse ifted i ursor the dis the dis n the reading sly. nift by	ented. ented. or shift s oppo would splay v direct ng and v the "I	t, after site in shift vould tion so writin Entry I	r each sens one c shift electe g the	h w se to chan one ed [e CC	rite or that o cacter to charac by I/E G-RAM t"	f the of to the eter to 0 duri 4 alwa	o the cursor. right the le ng re ays sh	DD-] after eft an eads ift th	RAM. r a MPU d the cu of the e cursor	J wi rsor DD	rites
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both	DD-R e add e add enabl Displa Curson ion in ple, i . How ts pos or wi ve of t lines	RAM contrasts co	or CG- ounter ounter lay shi t enable th enable and L if S=1 on pan eady t lue of hifted s ove ar A	RAM (ACC (ACC ift, ins led. displa /D=1, and L nel. S. Sin simult nd Dis fter w	C) is in C) is de tead of the cu D=1, f fted in nilarly aneous play sl riting 1	creme creme f curse ifted i ursor the dis the dis reading sly. nift by DD-R	ented. ented. or shift s oppo would splay v direct ng and <u>v the "I</u> AM da	t, after site in shift vould s tion so writin Entry l ata	r each sens one c shift electe g the Mode	h w se to chan one ed e CC	rite or that o cacter to charac by I/E G-RAN <u>t"</u> Afte	read to f the o to the cter to 0 duri A alwa r read	o the right the le ays sh	DD-] after eft an eads ift th D-RA	RAM. r a MPU d the cu of the e cursor	J wi rsor DD	rites
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both Table-1	DD-R e add e add enabl Displa Curson cion ir ple, i . How ts pos or wi ve of t lines 4 Cun	RAM contrasts co	or CG- ounter ounter lay shi t enable t enable t enable and L if $S=1$ on pan eady t lue of hifted s ove ar A	RAM (ACC (ACC ift, ins led. displa /D=1, and L nel. S. Sin simult nd Dis fter w	C) is in C) is de tead of the cu D=1, f fted in nilarly aneous play sl riting 1	creme creme f curse ifted i ursor the dis the dis reading sly. nift by DD-R	ented. ented. or shift s oppo would splay v direct ng and v the "I	t, after site in shift vould s tion so writin Entry l ata	r each sens one c shift electe g the Mode	h w se to char one ed to e Se Th	rite or that o cacter to charac by I/E G-RAN <u>t"</u> Afte	read to f the o to the cter to duri A alwa r read	o the right the le ays sh	DD-] after eft an eads ift th D-RA	RAM. r a MPU d the cu of the e cursor	J wi rsor DD	rites
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both Table-1:	DD-R e add e add enabl Displa Curson ion in ple, i i curson ts pos or wi lines 4 Cun S	AM contrasts con	or CG- ounter ounter lay shi t enable enable if t enable and L if S=1 on pan eady t lue of hifted s ove ar A t curst	RAM (ACC (ACC ift, ins led. display /D=1, and L nel. be shi simult nd Dis fter w sor m	() is in () is det () is de ()	creme f curse f curse ifted i ursor the dis n the reading sly. nift by DD-R one c	ented. ented. or shift s oppo would splay v direct ng and <u>v the "I</u> AM da	t, after site in shift ov vould s tion so writin Entry M ata er to	r each sens one c shift electe g the Mode	h w se to char one ed e CC e Se Th to Th	rite or that o acter to charac by I/E G-RAN t" Afte the lef	r read to to the cter to duri A alwa r read or mo t. sor m	o the cursor. right the leaves sh	DD-J after eft an eads ift th D-R/ ne ch	RAM. r a MPU d the cu of the e cursor	J wi rsor DD	rites wo -RA
access to I I/D=1: The I/D=0: The The S bit of S=1: D S=0: C The direct For examp DD-RAM maintain in The curso irrespectiv Also both Table-1: I/D 0	DD-R e add e add enabl Displa Curson ion in ple, i i ple, i i r wi ts pos or wi lines 4 Cun S 0	AM contrasts con	or CG- ounter ounter lay shi t enable t enable and L if S=1 on pan eady t lue of hifted s ove ar A ne curs t. ne curs t. ne curs	RAM (ACC (ACC ift, ins led. display /D=1, and L nel. be shi S. Sin simult nd Dis fter w sor m	C) is in C) is de tead of tead of the cu (D=1, f fted in hilarly aneous play sl riting coves of oves of	creme creme f curse f curse ifted i ursor the dis n the reading sly. nift by DD-R one c	ented. ented. or shift s oppo would splay v direct ng and <u>v the "I</u> AM da haracto haracto	t, afte site in shift vould tion so writin Entry I ata er to er to	r eacl sens one c shift g the delected g the the the	h w se to char one ed te CC Th to Th the Th	rite or o that o cacter f charac by I/E G-RAN t" Afte e curse the lef e curse e right.	r read to the cter to duri A alwa	o the cursor. right the le ang re ays sh ing Di ves on	DD-J after eft an eads ift th D-R/ ne cha	RAM. r a MPU d the cu of the e cursor AM data aracter	J wi rsor DD	rites wo -RA

STANDARD		CDE	CIEL	CATT				X7A T	DOCUMENT NO.	REV.NO	PAGE
NAME		SPE	CIFI	CAII	UN F	OR A	PPRU	VAL		00	18/22
6.2.4 Dis	play C	N/OF	FF							•	•
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	0	0	1	D	С	В			
	RS	S=0, R	/W=0						08H to 0FH		
		,							×: Don't care		
This instruc	ction co	ontrols	s variou	ıs featu	ires of	the disp	olay.				
D=1:	Displa	y on ,		D=0:	Displa	y off.					
C=1:	Cursor	on		C=0:	Curson	off.					
B=1:	Blinkiı	ng on		B=0:	blinkin	g off.					
(Blinking i	is achie	eved by	y alteri	nating l	between	n a nor	mal an	d all on o	lisplay of a character.		
The cursor	' blink	with a	freque	ency of	about	1.0 Hz	and D	UTY 509	%)		
6.2.5 Cur	sor/D	isplay	Shift								
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	0	1	S/C	R/L	0	0			
	RS	S=0, R	/W=0						10H to 1FH		
									\times : Don't care		
This inst	ructior	n shifts	s the di	splay a	nd/or	moves	the cur	sor on c	haracter to the left or ri	ght, without	reading
or writin	-										
						or or mo	ovemei	nt of bot	n the cursor and the disp	olay.	
S/C=1: S				l displa	y						
S/C=0: S			•								
				-	nt ward	mover	nent of	f the disp	lay and/or cursor.		
R/L=1: S				-							
R/L=0: S	shift or	he char	acter I	eft							
Table 15	Curro	r/Dian	lovchi	A							
Table-15	Curso	1/Disp	lay sin	11							
S/C	R/L	Cu	rsor sh	ift					Display shift		
0	0	Mo	ove one	e chara	cter to	the left			No shift		
0	0 1 Move one character to the right						No shift				
1	0	Shi	ift one	charac	ter to tl	he left	with di	splay	Shift one character	to the left	
1	1	Shi	ift one	charac	ter to tl	he right	t with c	lisplay	Shift one character	to the right	

TANDARD		CDL	CIE					X7A T	DOCUMENT NO.	REV.NO	PAGE
NAME		SPE	CIFI		ION F	OK A	PPRO	VAL		00	19/22
6.2.6.Fu	nction	Set								1	
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	1	IF	Ν	×	BR1	BR2			
	R	S=0, R	/W=0						20H to 3FH		
		,							×: Don't care		
This inst	ructio	n sets	width	of data	a bus li	ne.(wh	en to us	se paral	lel interface. IM=1). Th		displa
line and						,		1	,		1
This inst	ructio	n initia	lizes t	he syst	em, and	1 must	be the f	ïrst inst	ruction executed after p	ower-on.	
The IF b	it sele	cts bet	ween a	n 8-bit	t or 4-b	it bus v	vidth in	terface.			
IF=	1: 8-b	it CPU	interf	ace usi	ng DB'	7 to DE	B 0				
IF=	0: 4-b	it CPU	interf	ace usi	ng DB′	7 to DE	34				
The N bi	t seled	ets betw	veen 1	-line o	r 2-line	displa	у.				
N=	l: Sele	ect 2 lii	ne disp	olay (U	sing an	ode ou	tput A1	to A80))		
N=0): Sele	ect 1 lii	ne disp	olay (U	sing an	ode ou	tput A1	to A40.	A41 to A80 fixed Low	level.)	
BR1, BR	0 flag	; is con	trol to	bright	ness of	VFD t	o modu	late pul	se width of Anode outpu	it as follows.	
			BR	1	BR0)		Bright	ness		
			0		0			100			
			0		1				5%		
			1		0)%		
	-		1		1			25	5%		
6.2.7 S											
	r	7 DB6	DB5	DB4	DB3		DB1	DB0	1		
	0	1			AC	G					
	R	S=0, R	/W=0						40H to 7FH		
									×: Don't care		
This instru	uction										
(1) Load	a new	60bit	addres	s into t	the add	ress co	unter (A	ACC).			
(2) Sets t	he ado	dress co	ounter	(ACC)) to add	ress CO	G-RAM	•			
Once "Se	t CG	-RAM	Addro	ess" ha	as been	execu	ited, th	e conte	nts of the address cou	nter (ACC)	will b
	•			•					nined by the "Entry Mo		
									essing CG-RAM, is 6-bi	t, so the cour	nter wi
-					ore that	n 64 by	tes of d	lata are	written to CG-RAM		
6.2.8 Se							554	DD			
	DB	7 DB6	DB5	DB4	DB3	DB2	DB1	DB0	1		
	1	1			ADI)					
	R	S=0, R	/W=0						80H to A7H (1	-Line)	
									C0H to E7h (2	-line)	

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	20/22

This instruction

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 st line	40	00H to 27H
2 nd line	40	40H to 67H

6.2.9 Read Busy Flag and Address

DB7	DB6 DB5	DB4	DB3	DB2	DB1	DB0
BF			ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
			Data R	ead			

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM). The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	21/22

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

7.0 PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.
 i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.
- NOTE: Newhaven Display reserves the right to change or modify this spec or design without notice in order to improve the quality or design of this product.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	22/22

8.0 CONNECTOR INTERFACE

Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)	Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)
1	GND	GND	GND	2	Vcc	Vcc	Vcc
3	SI/SO	NC or RST/	NC or RST/	4	STB	RS	RS
5	NC	WR/	R/W	6	SCK	RD/	Е
7	NC	DB0	DB0	8	NC	DB1	DB1
9	NC	DB2	DB2	10	NC	DB3	DB3
11	NC	DB4	DB4	12	NC	DB5	DB5
13	NC	DB6	DB6	14	NC	DB7	DB7

NC = No Connection





Общество с ограниченной ответственностью «МосЧип» ИНН 7719860671 / КПП 771901001 Адрес: 105318, г.Москва, ул.Щербаковская д.З, офис 1107

Данный компонент на территории Российской Федерации

Вы можете приобрести в компании MosChip.

Для оперативного оформления запроса Вам необходимо перейти по данной ссылке:

http://moschip.ru/get-element

Вы можете разместить у нас заказ для любого Вашего проекта, будь то серийное производство или разработка единичного прибора.

В нашем ассортименте представлены ведущие мировые производители активных и пассивных электронных компонентов.

Нашей специализацией является поставка электронной компонентной базы двойного назначения, продукции таких производителей как XILINX, Intel (ex.ALTERA), Vicor, Microchip, Texas Instruments, Analog Devices, Mini-Circuits, Amphenol, Glenair.

Сотрудничество с глобальными дистрибьюторами электронных компонентов, предоставляет возможность заказывать и получать с международных складов практически любой перечень компонентов в оптимальные для Вас сроки.

На всех этапах разработки и производства наши партнеры могут получить квалифицированную поддержку опытных инженеров.

Система менеджмента качества компании отвечает требованиям в соответствии с ГОСТ Р ИСО 9001, ГОСТ РВ 0015-002 и ЭС РД 009

Офис по работе с юридическими лицами:

105318, г.Москва, ул.Щербаковская д.3, офис 1107, 1118, ДЦ «Щербаковский»

Телефон: +7 495 668-12-70 (многоканальный)

Факс: +7 495 668-12-70 (доб.304)

E-mail: info@moschip.ru

Skype отдела продаж: moschip.ru moschip.ru_4

moschip.ru_6 moschip.ru_9